FPGA实现Jpeg压缩，和视频采集程序,jpeg图像压缩算法的实现,Vivado

[{"title":"（ 49 个子文件 102KB ） FPGA实现Jpeg压缩，和视频采集程序,jpeg图像压缩算法的实现,Vivado","children":[{"title":"fpga-jpeg-verilog","children":[{"title":"qnr","children":[{"title":"jpeg_qnr.v <span style='color:#111;'> 5.09KB </span>","children":null,"spread":false},{"title":"bench","children":[{"title":"timescale.v <span style='color:#111;'> 23B </span>","children":null,"spread":false},{"title":"bench_qnr_top.v <span style='color:#111;'> 4.77KB </span>","children":null,"spread":false},{"title":"bench_div_top.v <span style='color:#111;'> 4.45KB </span>","children":null,"spread":false}],"spread":true},{"title":"div_uu.v <span style='color:#111;'> 5.72KB </span>","children":null,"spread":false},{"title":"attic","children":[{"title":"div_us.v <span style='color:#111;'> 3.40KB </span>","children":null,"spread":false},{"title":"div.v <span style='color:#111;'> 4.91KB </span>","children":null,"spread":false},{"title":"ro_cnt.v <span style='color:#111;'> 3.83KB </span>","children":null,"spread":false},{"title":"ud_cnt.v <span style='color:#111;'> 3.85KB </span>","children":null,"spread":false}],"spread":true},{"title":"div_su.v <span style='color:#111;'> 4.67KB </span>","children":null,"spread":false}],"spread":true},{"title":"jpeg","children":[{"title":"jpeg_encoder.v <span style='color:#111;'> 8.28KB </span>","children":null,"spread":false},{"title":"sim","children":[{"title":"hdl.var <span style='color:#111;'> 1.05KB </span>","children":null,"spread":false},{"title":"cds.lib <span style='color:#111;'> 57B </span>","children":null,"spread":false},{"title":"Makefile.txt <span style='color:#111;'> 3.09KB </span>","children":null,"spread":false}],"spread":true},{"title":"bench_top","children":[{"title":"jpeg_encoder.v <span style='color:#111;'> 26.15KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"run_length_coding","children":[{"title":"jpeg_rle.v <span style='color:#111;'> 5.73KB </span>","children":null,"spread":false},{"title":"bench","children":[{"title":"bench.v.txt <span style='color:#111;'> 3.51KB </span>","children":null,"spread":false}],"spread":true},{"title":"attic","children":[{"title":"jpeg_rle2.v <span style='color:#111;'> 3.45KB </span>","children":null,"spread":false}],"spread":true},{"title":"jpeg_rle1.v <span style='color:#111;'> 8.74KB </span>","children":null,"spread":false},{"title":"jpeg_rzs.v <span style='color:#111;'> 6.25KB </span>","children":null,"spread":false}],"spread":true},{"title":"dct","children":[{"title":"fdct.v <span style='color:#111;'> 9.52KB </span>","children":null,"spread":false},{"title":"dctu.v <span style='color:#111;'> 3.78KB </span>","children":null,"spread":false},{"title":"huffman","children":[{"title":"huffman_dec.v <span style='color:#111;'> 6.06KB </span>","children":null,"spread":false},{"title":"huffman_tables.v <span style='color:#111;'> 60.21KB </span>","children":null,"spread":false},{"title":"bench","children":[{"title":"timescale.v <span style='color:#111;'> 23B </span>","children":null,"spread":false},{"title":"generic_fifo_lfsr.v <span style='color:#111;'> 7.27KB </span>","children":null,"spread":false},{"title":"bench_top.v <span style='color:#111;'> 7.20KB </span>","children":null,"spread":false},{"title":"lfsr.v <span style='color:#111;'> 3.93KB </span>","children":null,"spread":false},{"title":"generic_dpram.v <span style='color:#111;'> 12.93KB </span>","children":null,"spread":false}],"spread":true},{"title":"huffman_enc.v <span style='color:#111;'> 5.61KB </span>","children":null,"spread":false}],"spread":true},{"title":"rtl_sim","children":[{"title":"Makefile.txt <span style='color:#111;'> 3.20KB </span>","children":null,"spread":false}],"spread":true},{"title":"dctub.v <span style='color:#111;'> 4.58KB </span>","children":null,"spread":false},{"title":"zigzag.v <span style='color:#111;'> 7.62KB </span>","children":null,"spread":false},{"title":"dct_cos_table.v <span style='color:#111;'> 236.03KB </span>","children":null,"spread":false},{"title":"dct.v <span style='color:#111;'> 9.10KB </span>","children":null,"spread":false},{"title":"dct_syn.v <span style='color:#111;'> 3.81KB </span>","children":null,"spread":false},{"title":"ro_cnt.v <span style='color:#111;'> 3.83KB </span>","children":null,"spread":false},{"title":"ud_cnt.v <span style='color:#111;'> 3.85KB </span>","children":null,"spread":false},{"title":"dct_mac.v <span style='color:#111;'> 4.35KB </span>","children":null,"spread":false},{"title":"dct_bench","children":[{"title":"bench_top.v <span style='color:#111;'> 12.47KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"rgb2ycrcb","children":[{"title":"modelsim.ini <span style='color:#111;'> 18.44KB </span>","children":null,"spread":false},{"title":"rgb2ycrcb_testbench.v <span style='color:#111;'> 5.20KB </span>","children":null,"spread":false},{"title":"rgb2ycrcb.v <span style='color:#111;'> 4.64KB </span>","children":null,"spread":false},{"title":"rgb2ycrcb_webAddress.txt <span style='color:#111;'> 114B </span>","children":null,"spread":false},{"title":"transcript <span style='color:#111;'> 2.94KB </span>","children":null,"spread":false},{"title":"work","children":[{"title":"_info <span style='color:#111;'> 77B </span>","children":null,"spread":false}],"spread":true},{"title":"rgb2ycrcb.mpf <span style='color:#111;'> 18.63KB </span>","children":null,"spread":false},{"title":"tcl_stacktrace.txt <span style='color:#111;'> 606B </span>","children":null,"spread":false},{"title":"rgb2ycrcb","children":[{"title":"_info <span style='color:#111;'> 77B </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}]