rtl.rar_DDR VHDL_VHDL DDR_ddr fpga_rtl_vhdl

[{"title":"（ 33 个子文件 51KB ） rtl.rar_DDR VHDL_VHDL DDR_ddr fpga_rtl_vhdl","children":[{"title":"rtl","children":[{"title":"mem_interface_top_data_path_iobs_0.vhd <span style='color:#111;'> 13.55KB </span>","children":null,"spread":false},{"title":"mem_interface_top_v4_dqs_iob.vhd <span style='color:#111;'> 4.15KB </span>","children":null,"spread":false},{"title":"mem_interface_top_parameters_0.vhd <span style='color:#111;'> 6.31KB </span>","children":null,"spread":false},{"title":"mem_interface_top_data_tap_inc.vhd <span style='color:#111;'> 3.59KB </span>","children":null,"spread":false},{"title":"mem_interface_top_iobs_0.vhd <span style='color:#111;'> 7.69KB </span>","children":null,"spread":false},{"title":"mem_interface_top_test_bench_0.vhd <span style='color:#111;'> 7.20KB </span>","children":null,"spread":false},{"title":"mem_interface_top_backend_rom_0.vhd <span style='color:#111;'> 4.51KB </span>","children":null,"spread":false},{"title":"mem_interface_top.vhd <span style='color:#111;'> 4.74KB </span>","children":null,"spread":false},{"title":"mem_interface_top_data_write_0.vhd <span style='color:#111;'> 5.11KB </span>","children":null,"spread":false},{"title":"mem_interface_top_v4_dm_iob.vhd <span style='color:#111;'> 1.80KB </span>","children":null,"spread":false},{"title":"mem_interface_top_cmp_rd_data_0.vhd <span style='color:#111;'> 4.70KB </span>","children":null,"spread":false},{"title":"mem_interface_top_v4_dq_iob.vhd <span style='color:#111;'> 4.23KB </span>","children":null,"spread":false},{"title":"mem_interface_top_rd_data_0.vhd <span style='color:#111;'> 9.14KB </span>","children":null,"spread":false},{"title":"mem_interface_top_tap_logic_0.vhd <span style='color:#111;'> 5.24KB </span>","children":null,"spread":false},{"title":"mem_interface_top_main_0.vhd <span style='color:#111;'> 7.85KB </span>","children":null,"spread":false},{"title":"mem_interface_top_idelay_ctrl.vhd <span style='color:#111;'> 1.46KB </span>","children":null,"spread":false},{"title":"mem_interface_top_RAM_D_0.vhd <span style='color:#111;'> 4.84KB </span>","children":null,"spread":false},{"title":"mem_interface_top_ddr_controller_0.vhd <span style='color:#111;'> 54.23KB </span>","children":null,"spread":false},{"title":"mem_interface_top_tap_ctrl_0.vhd <span style='color:#111;'> 16.83KB </span>","children":null,"spread":false},{"title":"mem_interface_top_addr_gen_0.vhd <span style='color:#111;'> 6.42KB </span>","children":null,"spread":false},{"title":"mem_interface_top_backend_fifos_0.vhd <span style='color:#111;'> 4.25KB </span>","children":null,"spread":false},{"title":"mem_interface_top_rd_wr_addr_fifo_0.vhd <span style='color:#111;'> 5.55KB </span>","children":null,"spread":false},{"title":"mem_interface_top_pattern_compare8.vhd <span style='color:#111;'> 4.68KB </span>","children":null,"spread":false},{"title":"mem_interface_top_wr_data_fifo_16.vhd <span style='color:#111;'> 4.19KB </span>","children":null,"spread":false},{"title":"mem_interface_top_infrastructure.vhd <span style='color:#111;'> 3.66KB </span>","children":null,"spread":false},{"title":"mem_interface_top_top_0.vhd <span style='color:#111;'> 15.67KB </span>","children":null,"spread":false},{"title":"mem_interface_top_controller_iobs_0.vhd <span style='color:#111;'> 3.77KB </span>","children":null,"spread":false},{"title":"mem_interface_top_user_interface_0.vhd <span style='color:#111;'> 4.83KB </span>","children":null,"spread":false},{"title":"mem_interface_top_infrastructure_iobs_0.vhd <span style='color:#111;'> 2.66KB </span>","children":null,"spread":false},{"title":"mem_interface_top_data_gen_16.vhd <span style='color:#111;'> 7.15KB </span>","children":null,"spread":false},{"title":"mem_interface_top_data_path_0.vhd <span style='color:#111;'> 5.69KB </span>","children":null,"spread":false},{"title":"mem_interface_top_rd_data_fifo_0.vhd <span style='color:#111;'> 6.65KB </span>","children":null,"spread":false}],"spread":false},{"title":"www.pudn.com.txt <span style='color:#111;'> 218B </span>","children":null,"spread":false}],"spread":true}]