[{"title":"( 5 个子文件 718KB ) ALU4FPGA:在Nexys-4 DDR板上为Artix-7 FPGA实现的16位算术逻辑单元","children":[{"title":"ALU4FPGA-master","children":[{"title":"alu16_report_brunogracia.pdf <span style='color:#111;'> 861.80KB </span>","children":null,"spread":false},{"title":"ALU.v <span style='color:#111;'> 1.41KB </span>","children":null,"spread":false},{"title":"Nexys_Constraint.xdc <span style='color:#111;'> 19.41KB </span>","children":null,"spread":false},{"title":"TB.v <span style='color:#111;'> 569B </span>","children":null,"spread":false},{"title":"README.md <span style='color:#111;'> 414B </span>","children":null,"spread":false}],"spread":true}],"spread":true}]