SPI_APB:使用VG_CPU项目中的Systemverilog进行的SPI设计（支持APB接口）-源码

[{"title":"（ 27 个子文件 1.25MB ） SPI_APB:使用VG_CPU项目中的Systemverilog进行的SPI设计（支持APB接口）-源码","children":[{"title":"SPI_APB-master","children":[{"title":"sim","children":[{"title":"work","children":[{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_lib1_1.qpg <span style='color:#111;'> 683.90KB </span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"_lib1_1.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib1_0.qpg <span style='color:#111;'> 1016.07KB </span>","children":null,"spread":false},{"title":"@_opt","children":[{"title":"_lib2_0.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib3_0.qpg <span style='color:#111;'> 64.22KB </span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"_lib4_0.qpg <span style='color:#111;'> 504.06KB </span>","children":null,"spread":false},{"title":"_lib4_0.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib2_0.qpg <span style='color:#111;'> 72.20KB </span>","children":null,"spread":false},{"title":"_lib3_0.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib1_0.qpg <span style='color:#111;'> 107.88KB </span>","children":null,"spread":false},{"title":"_lib1_0.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false}],"spread":true},{"title":"_lib1_0.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 3.88KB </span>","children":null,"spread":false}],"spread":true},{"title":"spi.cr.mti <span style='color:#111;'> 860B </span>","children":null,"spread":false},{"title":"spi.mpf <span style='color:#111;'> 82.34KB </span>","children":null,"spread":false}],"spread":true},{"title":"SPISpec_VLSI_Technology_public.pdf <span style='color:#111;'> 1.41MB </span>","children":null,"spread":false},{"title":"README.md <span style='color:#111;'> 72B </span>","children":null,"spread":false},{"title":"rtl","children":[{"title":"SPI_package.sv <span style='color:#111;'> 3.89KB </span>","children":null,"spread":false},{"title":"SPI_TOP.sv <span style='color:#111;'> 25.57KB </span>","children":null,"spread":false}],"spread":true},{"title":"uvm","children":[{"title":"apb_transaction.sv <span style='color:#111;'> 1.64KB </span>","children":null,"spread":false}],"spread":true},{"title":"tb","children":[{"title":"SPI_sync_fifo_tb.sv <span style='color:#111;'> 1.29KB </span>","children":null,"spread":false},{"title":"APB_slave_testbench.sv <span style='color:#111;'> 3.94KB </span>","children":null,"spread":false},{"title":"SPI_Data_tb.sv <span style='color:#111;'> 2.31KB </span>","children":null,"spread":false},{"title":"spi_tb.sv <span style='color:#111;'> 0B </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]