computer-organization-lab:中山大学计算机组成原理实验 (2018 秋):用 Verilog 设计并实现的简易单周期和多周期 CPU-源码

上传者: 42134554 | 上传时间: 2021-09-11 14:03:12 | 文件大小: 4.77MB | 文件类型: ZIP
计算机组成原理实验(课程项目) 使用 Verilog HDL 实现的简易单周期和多周期 CPU 设计。 中山大学计算机学院 操作系统原理实验(Laboratory of Computer Organization, DCS209) 教师:何朝东 2018-2019 学年第一学期(大二上) 目录说明 这些文件是从 Vivado 2018.1 的工程中提取的,仅保留了.srcs目录。 :多周期 CPU 设计与实现。 :单周期 CPU 设计与实现。 :子模块,作用是将十六进制数转换为可供七段数码管显示的编码。

文件下载

资源详情

[{"title":"( 55 个子文件 4.77MB ) computer-organization-lab:中山大学计算机组成原理实验 (2018 秋):用 Verilog 设计并实现的简易单周期和多周期 CPU-源码","children":[{"title":"computer-organization-lab-master","children":[{"title":"hex_to_7seg","children":[{"title":"hex_to_7seg.srcs","children":[{"title":"constrs_1","children":[{"title":"new","children":[{"title":"top_LEDs.xdc <span style='color:#111;'> 3.26KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"sim_1","children":[{"title":"new","children":[{"title":"sim1.v <span style='color:#111;'> 822B </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"sources_1","children":[{"title":"new","children":[{"title":"Counter4.v <span style='color:#111;'> 777B </span>","children":null,"spread":false},{"title":"top_LEDs.v <span style='color:#111;'> 1.41KB </span>","children":null,"spread":false},{"title":"Mux4_8bits.v <span style='color:#111;'> 779B </span>","children":null,"spread":false},{"title":"clk_div.v <span style='color:#111;'> 786B </span>","children":null,"spread":false},{"title":"Hex_To_7Seg.v <span style='color:#111;'> 1.50KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"README.md <span style='color:#111;'> 656B </span>","children":null,"spread":false},{"title":"SingleCycleCPU","children":[{"title":"单周期CPU设计_报告文档.pdf <span style='color:#111;'> 2.21MB </span>","children":null,"spread":false},{"title":"SingleCycleCPU.srcs","children":[{"title":"constrs_1","children":[{"title":"new","children":[{"title":"Basys3_CPU_1.xdc <span style='color:#111;'> 1.90KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"sim_1","children":[{"title":"new","children":[{"title":"CPU_sim_1.v <span style='color:#111;'> 1.14KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"sources_1","children":[{"title":"new","children":[{"title":"Four_LED.v <span style='color:#111;'> 1.34KB </span>","children":null,"spread":false},{"title":"Counter4.v <span style='color:#111;'> 669B </span>","children":null,"spread":false},{"title":"Basys3_CPU.v <span style='color:#111;'> 1.86KB </span>","children":null,"spread":false},{"title":"ImmediateExtend.v <span style='color:#111;'> 993B </span>","children":null,"spread":false},{"title":"Mux4_16bits.v <span style='color:#111;'> 909B </span>","children":null,"spread":false},{"title":"Button_Debounce.v <span style='color:#111;'> 1.15KB </span>","children":null,"spread":false},{"title":"ALU.v <span style='color:#111;'> 1.36KB </span>","children":null,"spread":false},{"title":"Mux2_5bits.v <span style='color:#111;'> 642B </span>","children":null,"spread":false},{"title":"clk_div.v <span style='color:#111;'> 786B </span>","children":null,"spread":false},{"title":"top_CPU.v <span style='color:#111;'> 3.29KB </span>","children":null,"spread":false},{"title":"PC.v <span style='color:#111;'> 877B </span>","children":null,"spread":false},{"title":"DataMemory.v <span style='color:#111;'> 1.24KB </span>","children":null,"spread":false},{"title":"ControlUnit.v <span style='color:#111;'> 4.87KB </span>","children":null,"spread":false},{"title":"RegisterFile.v <span style='color:#111;'> 1.18KB </span>","children":null,"spread":false},{"title":"Mux4_32bits.v <span style='color:#111;'> 909B </span>","children":null,"spread":false},{"title":"Hex_To_7Seg.v <span style='color:#111;'> 1.50KB </span>","children":null,"spread":false},{"title":"Mux4_4bits.v <span style='color:#111;'> 779B </span>","children":null,"spread":false},{"title":"InstructionMemory.v <span style='color:#111;'> 1.45KB </span>","children":null,"spread":false},{"title":"Mux2_32bits.v <span style='color:#111;'> 647B </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true},{"title":"test_instructions.txt <span style='color:#111;'> 756B </span>","children":null,"spread":false}],"spread":true},{"title":"MultiCycleCPU","children":[{"title":"test_instructions.txt <span style='color:#111;'> 864B </span>","children":null,"spread":false},{"title":"MultiCycleCPU.srcs","children":[{"title":"constrs_1","children":[{"title":"new","children":[{"title":"multi_cpu.xdc <span style='color:#111;'> 1.90KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"sim_1","children":[{"title":"new","children":[{"title":"CPU_sim_1.v <span style='color:#111;'> 1.13KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"sources_1","children":[{"title":"new","children":[{"title":"Four_LED.v <span style='color:#111;'> 1.34KB </span>","children":null,"spread":false},{"title":"Counter4.v <span style='color:#111;'> 669B </span>","children":null,"spread":false},{"title":"Basys3_CPU.v <span style='color:#111;'> 1.86KB </span>","children":null,"spread":false},{"title":"ImmediateExtend.v <span style='color:#111;'> 990B </span>","children":null,"spread":false},{"title":"Mux4_16bits.v <span style='color:#111;'> 909B </span>","children":null,"spread":false},{"title":"ALU.v <span style='color:#111;'> 1.36KB </span>","children":null,"spread":false},{"title":"clk_div.v <span style='color:#111;'> 786B </span>","children":null,"spread":false},{"title":"top_CPU.v <span style='color:#111;'> 3.99KB </span>","children":null,"spread":false},{"title":"PC.v <span style='color:#111;'> 877B </span>","children":null,"spread":false},{"title":"DataMemory.v <span style='color:#111;'> 1.24KB </span>","children":null,"spread":false},{"title":"Mux4_5bits.v <span style='color:#111;'> 779B </span>","children":null,"spread":false},{"title":"IR.v <span style='color:#111;'> 705B </span>","children":null,"spread":false},{"title":"ControlUnit.v <span style='color:#111;'> 10.42KB </span>","children":null,"spread":false},{"title":"RegisterFile.v <span style='color:#111;'> 1.18KB </span>","children":null,"spread":false},{"title":"Mux4_32bits.v <span style='color:#111;'> 909B </span>","children":null,"spread":false},{"title":"DFF_32bits.v <span style='color:#111;'> 720B </span>","children":null,"spread":false},{"title":"Hex_To_7Seg.v <span style='color:#111;'> 1.50KB </span>","children":null,"spread":false},{"title":"Mux4_4bits.v <span style='color:#111;'> 779B </span>","children":null,"spread":false},{"title":"InstructionMemory.v <span style='color:#111;'> 996B </span>","children":null,"spread":false},{"title":"Mux2_32bits.v <span style='color:#111;'> 647B </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true},{"title":"多周期CPU设计_报告文档.pdf <span style='color:#111;'> 3.06MB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]

评论信息

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明