ece449_processor:用于ECE 449课程项目的16位定制RISC处理器-源码

[{"title":"（ 34 个子文件 11.05MB ） ece449_processor:用于ECE 449课程项目的16位定制RISC处理器-源码","children":[{"title":"ece449_processor-main","children":[{"title":".gitignore <span style='color:#111;'> 1.43KB </span>","children":null,"spread":false},{"title":"README.md <span style='color:#111;'> 75B </span>","children":null,"spread":false},{"title":"ece449_processor.srcs","children":[{"title":"constrs_1","children":[{"title":"imports","children":[{"title":"bootloader_test","children":[{"title":"constraints.xdc <span style='color:#111;'> 14.31KB </span>","children":null,"spread":false}],"spread":true},{"title":"Basys3","children":[{"title":"basys-3-master.xdc <span style='color:#111;'> 12.37KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"sim_1","children":[{"title":"new","children":[{"title":"processor_TB.vhd <span style='color:#111;'> 2.36KB </span>","children":null,"spread":false}],"spread":true},{"title":"imports","children":[{"title":"VHDL","children":[{"title":"ALU_tb.vhd <span style='color:#111;'> 2.93KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"sources_1","children":[{"title":"DECODER.vhd <span style='color:#111;'> 3.72KB </span>","children":null,"spread":false},{"title":"ALU.vhd <span style='color:#111;'> 3.10KB </span>","children":null,"spread":false},{"title":"processor_top.vhd <span style='color:#111;'> 28.41KB </span>","children":null,"spread":false},{"title":"ip","children":[{"title":"DIST_ROM_1024","children":[{"title":"DIST_ROM_1024.dcp <span style='color:#111;'> 18.47KB </span>","children":null,"spread":false},{"title":"DIST_ROM_1024_stub.v <span style='color:#111;'> 1.23KB </span>","children":null,"spread":false},{"title":"simulation","children":[{"title":"dist_mem_gen_v8_0.v <span style='color:#111;'> 16.06KB </span>","children":null,"spread":false}],"spread":false},{"title":"hdl","children":[{"title":"dist_mem_gen_v8_0_vhsyn_rfs.vhd <span style='color:#111;'> 184.10KB </span>","children":null,"spread":false}],"spread":false},{"title":"synth","children":[{"title":"DIST_ROM_1024.vhd <span style='color:#111;'> 6.70KB </span>","children":null,"spread":false}],"spread":false},{"title":"DIST_ROM_1024_sim_netlist.v <span style='color:#111;'> 9.94KB </span>","children":null,"spread":false},{"title":"DIST_ROM_1024.xci <span style='color:#111;'> 11.19KB </span>","children":null,"spread":false},{"title":"DIST_ROM_1024.xml <span style='color:#111;'> 50.68KB </span>","children":null,"spread":false},{"title":"doc","children":[{"title":"dist_mem_gen_v8_0_changelog.txt <span style='color:#111;'> 4.51KB </span>","children":null,"spread":false}],"spread":false},{"title":"sim","children":[{"title":"DIST_ROM_1024.v <span style='color:#111;'> 3.45KB </span>","children":null,"spread":false}],"spread":false},{"title":"DIST_ROM_1024_ooc.xdc <span style='color:#111;'> 2.54KB </span>","children":null,"spread":false}],"spread":false},{"title":"ROM_1024","children":[{"title":"simulation","children":[{"title":"blk_mem_gen_v8_4.v <span style='color:#111;'> 167.33KB </span>","children":null,"spread":false}],"spread":true},{"title":"ROM_1024_sim_netlist.v <span style='color:#111;'> 28.04KB </span>","children":null,"spread":false},{"title":"hdl","children":[{"title":"blk_mem_gen_v8_4_vhsyn_rfs.vhd <span style='color:#111;'> 14.18MB </span>","children":null,"spread":false}],"spread":false},{"title":"ROM_1024_stub.v <span style='color:#111;'> 1.22KB </span>","children":null,"spread":false},{"title":"ROM_1024.xci <span style='color:#111;'> 39.72KB </span>","children":null,"spread":false},{"title":"misc","children":[{"title":"blk_mem_gen_v8_4.vhd <span style='color:#111;'> 8.13KB </span>","children":null,"spread":false}],"spread":false},{"title":"synth","children":[{"title":"ROM_1024.vhd <span style='color:#111;'> 14.11KB </span>","children":null,"spread":false}],"spread":false},{"title":"ROM_1024.xml <span style='color:#111;'> 224.17KB </span>","children":null,"spread":false},{"title":"doc","children":[{"title":"blk_mem_gen_v8_4_changelog.txt <span style='color:#111;'> 7.10KB </span>","children":null,"spread":false}],"spread":false},{"title":"ROM_1024_ooc.xdc <span style='color:#111;'> 2.60KB </span>","children":null,"spread":false},{"title":"sim","children":[{"title":"ROM_1024.v <span style='color:#111;'> 6.11KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":true},{"title":"register_file.vhd <span style='color:#111;'> 2.36KB </span>","children":null,"spread":false},{"title":"imports","children":[{"title":"VHDL","children":[{"title":"Display_Controller.vhd <span style='color:#111;'> 3.71KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"ece449_processor.xpr <span style='color:#111;'> 18.23KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]