SimpleAdderTestbench_SystemVerilog-with-and-without-classes-源码

[{"title":"（ 14 个子文件 46KB ） SimpleAdderTestbench_SystemVerilog-with-and-without-classes-源码","children":[{"title":"SimpleAdderTestbench_SystemVerilog-with-and-without-classes-main","children":[{"title":"README.md <span style='color:#111;'> 143B </span>","children":null,"spread":false},{"title":"Without Classes","children":[{"title":"simpleadder.v <span style='color:#111;'> 1.13KB </span>","children":null,"spread":false},{"title":"simpleadder_tb.sv <span style='color:#111;'> 3.13KB </span>","children":null,"spread":false},{"title":"Capture.PNG <span style='color:#111;'> 23.99KB </span>","children":null,"spread":false},{"title":"test <span style='color:#111;'> 1B </span>","children":null,"spread":false}],"spread":true},{"title":"With Classes","children":[{"title":"simpleadder.v <span style='color:#111;'> 1.13KB </span>","children":null,"spread":false},{"title":"monitor_output.sv <span style='color:#111;'> 661B </span>","children":null,"spread":false},{"title":"monitor_input.sv <span style='color:#111;'> 825B </span>","children":null,"spread":false},{"title":"driver.sv <span style='color:#111;'> 799B </span>","children":null,"spread":false},{"title":"simpleadder_oop_tb1.sv <span style='color:#111;'> 1.56KB </span>","children":null,"spread":false},{"title":"Capture.PNG <span style='color:#111;'> 17.68KB </span>","children":null,"spread":false},{"title":"adder_package.sv <span style='color:#111;'> 151B </span>","children":null,"spread":false},{"title":"adder_checker.sv <span style='color:#111;'> 695B </span>","children":null,"spread":false},{"title":"Simpleadder_interface.sv <span style='color:#111;'> 252B </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]