P4 Verilog_MyCPU微系统

[{"title":"（ 16 个子文件 148KB ） P4 Verilog_MyCPU微系统","children":[{"title":"npc.v <span style='color:#111;'> 1.83KB </span>","children":null,"spread":false},{"title":"datalate.v <span style='color:#111;'> 1.92KB </span>","children":null,"spread":false},{"title":"输出.txt <span style='color:#111;'> 117.22KB </span>","children":null,"spread":false},{"title":"timer.v <span style='color:#111;'> 1.66KB </span>","children":null,"spread":false},{"title":"multiplexer.v <span style='color:#111;'> 1.98KB </span>","children":null,"spread":false},{"title":"dm.v <span style='color:#111;'> 3.35KB </span>","children":null,"spread":false},{"title":"ctrl_multicycle.v <span style='color:#111;'> 12.81KB </span>","children":null,"spread":false},{"title":"ext.v <span style='color:#111;'> 1.16KB </span>","children":null,"spread":false},{"title":"mips.v <span style='color:#111;'> 11.19KB </span>","children":null,"spread":false},{"title":"CP0.v <span style='color:#111;'> 1.80KB </span>","children":null,"spread":false},{"title":"alu.v <span style='color:#111;'> 2.80KB </span>","children":null,"spread":false},{"title":"控制信号真值表.xlsx <span style='color:#111;'> 138.36KB </span>","children":null,"spread":false},{"title":"im.v <span style='color:#111;'> 1.83KB </span>","children":null,"spread":false},{"title":"mips_tb.v <span style='color:#111;'> 369B </span>","children":null,"spread":false},{"title":"pc.v <span style='color:#111;'> 1.04KB </span>","children":null,"spread":false},{"title":"gpr.v <span style='color:#111;'> 1.58KB </span>","children":null,"spread":false}],"spread":true}]