Viterbi编解码的Verilog实现

[{"title":"（ 6 个子文件 3KB ） Viterbi编解码的Verilog实现","children":[{"title":"src","children":[{"title":"decoder.v <span style='color:#111;'> 3.21KB </span>","children":null,"spread":false},{"title":"acs.v <span style='color:#111;'> 1.96KB </span>","children":null,"spread":false},{"title":"bram_sp_4x8.v <span style='color:#111;'> 525B </span>","children":null,"spread":false},{"title":"bmu.v <span style='color:#111;'> 1.91KB </span>","children":null,"spread":false},{"title":"encoder.v <span style='color:#111;'> 1.87KB </span>","children":null,"spread":false}],"spread":true},{"title":"tb","children":[{"title":"tb.v <span style='color:#111;'> 1.40KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]