哈尔滨工业大学 SystemVerilog硬件设计及建模 PPT.rar

[{"title":"（ 6 个子文件 452KB ） 哈尔滨工业大学 SystemVerilog硬件设计及建模 PPT.rar","children":[{"title":"systemverilog资料","children":[{"title":"SystemVerilog硬件设计及建模—第3-4章.ppt <span style='color:#111;'> 335.50KB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模第7-8-9章.ppt <span style='color:#111;'> 701.50KB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模—第6章.ppt <span style='color:#111;'> 215.00KB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模—第1-2章.ppt <span style='color:#111;'> 211.00KB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模—第10章.ppt <span style='color:#111;'> 287.50KB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模—第5章.ppt <span style='color:#111;'> 177.50KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]