【黑金原创教程】6部Verilog原创教程.zip

[{"title":"（ 7 个子文件 81.4MB ） 【黑金原创教程】6部Verilog原创教程.zip","children":[{"title":"6部Verilog原创教程","children":[{"title":"VerilogHDL那些事儿-整合篇.pdf <span style='color:#111;'> 42.23MB </span>","children":null,"spread":false},{"title":"Verilog_HDL_那些事儿_时序篇v2.pdf <span style='color:#111;'> 17.09MB </span>","children":null,"spread":false},{"title":"VerilogHDL那些事儿_建模篇.pdf <span style='color:#111;'> 8.55MB </span>","children":null,"spread":false},{"title":"FPGA那些事儿--Modelsim仿真技巧REV6.0.pdf <span style='color:#111;'> 9.46MB </span>","children":null,"spread":false},{"title":"FPGA那些事儿--TimeQuest静态时序分析REV7.0.pdf <span style='color:#111;'> 10.83MB </span>","children":null,"spread":false},{"title":"VerilogHDL扫盲文.pdf <span style='color:#111;'> 3.23MB </span>","children":null,"spread":false},{"title":"Thumbs.db <span style='color:#111;'> 68.50KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]