[{"title":"( 40 个子文件 776KB ) 北航计算机组成实验Project4","children":[{"title":"Project4","children":[{"title":"My_data.txt <span style='color:#111;'> 10.00KB </span>","children":null,"spread":false},{"title":"Project4 VerilogHDL完成单周期处理器开发(2013.12.2).pdf <span style='color:#111;'> 754.54KB </span>","children":null,"spread":false},{"title":"My_test.asm <span style='color:#111;'> 2.43KB </span>","children":null,"spread":false},{"title":"My_test.txt <span style='color:#111;'> 410B </span>","children":null,"spread":false},{"title":"workspace","children":[{"title":"My_data.txt <span style='color:#111;'> 10.00KB </span>","children":null,"spread":false},{"title":"testbench.v.bak <span style='color:#111;'> 1.45KB </span>","children":null,"spread":false},{"title":"head_mips.v.bak <span style='color:#111;'> 213B </span>","children":null,"spread":false},{"title":"cpu_wave_2.do <span style='color:#111;'> 1.40KB </span>","children":null,"spread":false},{"title":"pro4.mpf <span style='color:#111;'> 82.56KB </span>","children":null,"spread":false},{"title":"modelsim.ini <span style='color:#111;'> 73.96KB </span>","children":null,"spread":false},{"title":"vish_stacktrace.vstf <span style='color:#111;'> 233B </span>","children":null,"spread":false},{"title":"testbench.v <span style='color:#111;'> 1.45KB </span>","children":null,"spread":false},{"title":"code.txt <span style='color:#111;'> 240B </span>","children":null,"spread":false},{"title":"transcript <span style='color:#111;'> 3.24KB </span>","children":null,"spread":false},{"title":"pro4.cr.mti <span style='color:#111;'> 3.04KB </span>","children":null,"spread":false},{"title":"datapath","children":[{"title":"ext.v.bak <span style='color:#111;'> 1.04KB </span>","children":null,"spread":false},{"title":"dm.v.bak <span style='color:#111;'> 790B </span>","children":null,"spread":false},{"title":"gpr.v <span style='color:#111;'> 1.33KB </span>","children":null,"spread":false},{"title":"dm.v <span style='color:#111;'> 791B </span>","children":null,"spread":false},{"title":"npc.v.bak <span style='color:#111;'> 1.37KB </span>","children":null,"spread":false},{"title":"im.v.bak <span style='color:#111;'> 360B </span>","children":null,"spread":false},{"title":"alu.v.bak <span style='color:#111;'> 738B </span>","children":null,"spread":false},{"title":"npc.v <span style='color:#111;'> 1.46KB </span>","children":null,"spread":false},{"title":"pc.v.bak <span style='color:#111;'> 484B </span>","children":null,"spread":false},{"title":"mux.v.bak <span style='color:#111;'> 1.45KB </span>","children":null,"spread":false},{"title":"alu.v <span style='color:#111;'> 842B </span>","children":null,"spread":false},{"title":"im.v <span style='color:#111;'> 355B </span>","children":null,"spread":false},{"title":"ext.v <span style='color:#111;'> 563B </span>","children":null,"spread":false},{"title":"pc.v <span style='color:#111;'> 480B </span>","children":null,"spread":false},{"title":"mux.v <span style='color:#111;'> 1.96KB </span>","children":null,"spread":false}],"spread":false},{"title":"mips.v.bak <span style='color:#111;'> 2.20KB </span>","children":null,"spread":false},{"title":"vsim.wlf <span style='color:#111;'> 352.00KB </span>","children":null,"spread":false},{"title":"bitwise_xor.v <span style='color:#111;'> 236B </span>","children":null,"spread":false},{"title":"cpu_wave.do <span style='color:#111;'> 1.15KB </span>","children":null,"spread":false},{"title":"mips.v <span style='color:#111;'> 2.17KB </span>","children":null,"spread":false},{"title":"data.txt <span style='color:#111;'> 10.00KB </span>","children":null,"spread":false},{"title":"My_test.txt <span style='color:#111;'> 410B </span>","children":null,"spread":false},{"title":"head_mips.v <span style='color:#111;'> 211B </span>","children":null,"spread":false},{"title":"control","children":[{"title":"ctrl.v <span style='color:#111;'> 3.77KB </span>","children":null,"spread":false},{"title":"ctrl.v.bak <span style='color:#111;'> 3.80KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":true}],"spread":true}]