[{"title":"( 59 个子文件 1.41MB ) i2c controller verilog 实现","children":[{"title":"i2c","children":[{"title":"tags","children":[{"title":"asyst_3","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"i2c_master_top.v <span style='color:#111;'> 9.54KB </span>","children":null,"spread":false},{"title":"i2c_master_bit_ctrl.v <span style='color:#111;'> 16.37KB </span>","children":null,"spread":false},{"title":"timescale.v <span style='color:#111;'> 23B </span>","children":null,"spread":false},{"title":"i2c_master_byte_ctrl.v <span style='color:#111;'> 10.03KB </span>","children":null,"spread":false},{"title":"i2c_master_defines.v <span style='color:#111;'> 2.94KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"asyst_2","children":[{"title":"rtl","children":[{"title":"verilog","children":[{"title":"i2c_master_top.v <span style='color:#111;'> 9.54KB </span>","children":null,"spread":false},{"title":"i2c_master_bit_ctrl.v <span style='color:#111;'> 16.37KB </span>","children":null,"spread":false},{"title":"timescale.v <span style='color:#111;'> 23B </span>","children":null,"spread":false},{"title":"i2c_master_byte_ctrl.v <span style='color:#111;'> 10.03KB </span>","children":null,"spread":false},{"title":"i2c_master_defines.v <span style='color:#111;'> 2.94KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"rel_1","children":[{"title":"software","children":[{"title":"include","children":[{"title":"oc_i2c_master.h <span style='color:#111;'> 5.59KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"rtl","children":[{"title":"vhdl","children":[{"title":"i2c_master_top.vhd <span style='color:#111;'> 12.66KB </span>","children":null,"spread":false},{"title":"i2c_master_byte_ctrl.vhd <span style='color:#111;'> 12.14KB </span>","children":null,"spread":false},{"title":"tst_ds1621.vhd <span style='color:#111;'> 6.80KB </span>","children":null,"spread":false},{"title":"i2c_master_bit_ctrl.vhd <span style='color:#111;'> 16.77KB </span>","children":null,"spread":false},{"title":"readme <span style='color:#111;'> 789B </span>","children":null,"spread":false},{"title":"I2C.VHD <span style='color:#111;'> 13.22KB </span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"i2c_master_top.v <span style='color:#111;'> 9.54KB </span>","children":null,"spread":false},{"title":"i2c_master_bit_ctrl.v <span style='color:#111;'> 16.37KB </span>","children":null,"spread":false},{"title":"timescale.v <span style='color:#111;'> 23B </span>","children":null,"spread":false},{"title":"i2c_master_byte_ctrl.v <span style='color:#111;'> 10.03KB </span>","children":null,"spread":false},{"title":"i2c_master_defines.v <span style='color:#111;'> 2.94KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"sim","children":[{"title":"i2c_verilog","children":[{"title":"run","children":[{"title":"ncverilog.key <span style='color:#111;'> 5B </span>","children":null,"spread":false},{"title":"bench.vcd <span style='color:#111;'> 5.07MB </span>","children":null,"spread":false},{"title":"run <span style='color:#111;'> 597B </span>","children":null,"spread":false},{"title":"ncverilog.log <span style='color:#111;'> 4.59KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"doc","children":[{"title":"i2c_specs.pdf <span style='color:#111;'> 206.51KB </span>","children":null,"spread":false},{"title":"src","children":[{"title":"I2C_specs.doc <span style='color:#111;'> 454.00KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"bench","children":[{"title":"verilog","children":[{"title":"i2c_slave_model.v <span style='color:#111;'> 10.54KB </span>","children":null,"spread":false},{"title":"wb_master_model.v <span style='color:#111;'> 5.44KB </span>","children":null,"spread":false},{"title":"tst_bench_top.v <span style='color:#111;'> 12.67KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"first","children":[{"title":"tst_ds1621.vhd <span style='color:#111;'> 6.80KB </span>","children":null,"spread":false},{"title":"I2C.VHD <span style='color:#111;'> 13.22KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"branches","children":null,"spread":false},{"title":"web_uploads","children":[{"title":"i2c_rev03.pdf <span style='color:#111;'> 76.64KB </span>","children":null,"spread":false},{"title":"index_orig.shtml <span style='color:#111;'> 1.58KB </span>","children":null,"spread":false},{"title":"Block.gif <span style='color:#111;'> 7.90KB </span>","children":null,"spread":false},{"title":"index.shtml <span style='color:#111;'> 1.73KB </span>","children":null,"spread":false}],"spread":true},{"title":"trunk","children":[{"title":"software","children":[{"title":"include","children":[{"title":"oc_i2c_master.h <span style='color:#111;'> 5.59KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"rtl","children":[{"title":"vhdl","children":[{"title":"i2c_master_top.vhd <span style='color:#111;'> 14.61KB </span>","children":null,"spread":false},{"title":"i2c_master_byte_ctrl.vhd <span style='color:#111;'> 12.33KB </span>","children":null,"spread":false},{"title":"tst_ds1621.vhd <span style='color:#111;'> 6.80KB </span>","children":null,"spread":false},{"title":"i2c_master_bit_ctrl.vhd <span style='color:#111;'> 23.92KB </span>","children":null,"spread":false},{"title":"readme <span style='color:#111;'> 789B </span>","children":null,"spread":false},{"title":"I2C.VHD <span style='color:#111;'> 13.22KB </span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"i2c_master_top.v <span style='color:#111;'> 9.82KB </span>","children":null,"spread":false},{"title":"i2c_master_bit_ctrl.v <span style='color:#111;'> 20.63KB </span>","children":null,"spread":false},{"title":"timescale.v <span style='color:#111;'> 23B </span>","children":null,"spread":false},{"title":"i2c_master_byte_ctrl.v <span style='color:#111;'> 10.30KB </span>","children":null,"spread":false},{"title":"i2c_master_defines.v <span style='color:#111;'> 2.94KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"sim","children":[{"title":"i2c_verilog","children":[{"title":"run","children":[{"title":"ncverilog.key <span style='color:#111;'> 5B </span>","children":null,"spread":false},{"title":"bench.vcd <span style='color:#111;'> 5.07MB </span>","children":null,"spread":false},{"title":"run <span style='color:#111;'> 514B </span>","children":null,"spread":false},{"title":"ncverilog.log <span style='color:#111;'> 4.59KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"doc","children":[{"title":"i2c_specs.pdf <span style='color:#111;'> 206.51KB </span>","children":null,"spread":false},{"title":"src","children":[{"title":"I2C_specs.doc <span style='color:#111;'> 454.00KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"bench","children":[{"title":"verilog","children":[{"title":"i2c_slave_model.v <span style='color:#111;'> 11.16KB </span>","children":null,"spread":false},{"title":"spi_slave_model.v <span style='color:#111;'> 3.75KB </span>","children":null,"spread":false},{"title":"wb_master_model.v <span style='color:#111;'> 5.44KB </span>","children":null,"spread":false},{"title":"tst_bench_top.v <span style='color:#111;'> 14.15KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}],"spread":true}]