FPGA的VHDL实现 利用d 触发器和计数器的时钟频率分频器，并用Modelsim仿真

[{"title":"（ 39 个子文件 158KB ） FPGA的VHDL实现 利用d 触发器和计数器的时钟频率分频器，并用Modelsim仿真","children":[{"title":"时钟频率分频器","children":[{"title":"lab3_2","children":[{"title":"simulation","children":[{"title":"modelsim","children":[{"title":"modelsim.ini <span style='color:#111;'> 10.87KB </span>","children":null,"spread":false},{"title":"lab3_2_run_msim_rtl_vhdl.do.bak2 <span style='color:#111;'> 181B </span>","children":null,"spread":false},{"title":"lab3_2.vho <span style='color:#111;'> 8.51KB </span>","children":null,"spread":false},{"title":"lab3_2_modelsim.xrf <span style='color:#111;'> 1.56KB </span>","children":null,"spread":false},{"title":"lab3_2_run_msim_rtl_vhdl.do <span style='color:#111;'> 181B </span>","children":null,"spread":false},{"title":"rtl_work","children":[{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"_lib1_0.qtl <span style='color:#111;'> 7.08KB </span>","children":null,"spread":false},{"title":"_lib1_0.qpg <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"_lib1_0.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 991B </span>","children":null,"spread":false}],"spread":true},{"title":"lab3_2_run_msim_rtl_vhdl.do.bak1 <span style='color:#111;'> 181B </span>","children":null,"spread":false},{"title":"msim_transcript <span style='color:#111;'> 2.43KB </span>","children":null,"spread":false},{"title":"lab3_2_run_msim_rtl_vhdl.do.bak3 <span style='color:#111;'> 181B </span>","children":null,"spread":false},{"title":"vsim.wlf <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"wave.do <span style='color:#111;'> 648B </span>","children":null,"spread":false},{"title":"lab3_2_run_msim_rtl_vhdl.do.bak4 <span style='color:#111;'> 181B </span>","children":null,"spread":false},{"title":"lab3_2_run_msim_rtl_vhdl.do.bak <span style='color:#111;'> 181B </span>","children":null,"spread":false},{"title":"lab3_2.sft <span style='color:#111;'> 40B </span>","children":null,"spread":false}],"spread":false},{"title":"qsim","children":[{"title":"Waveform1.vwf.vht <span style='color:#111;'> 2.83KB </span>","children":null,"spread":false},{"title":"lab3_2.vho <span style='color:#111;'> 8.49KB </span>","children":null,"spread":false},{"title":"lab3_2_modelsim.xrf <span style='color:#111;'> 1.46KB </span>","children":null,"spread":false},{"title":"lab3_2.msim.vcd <span style='color:#111;'> 2.34KB </span>","children":null,"spread":false},{"title":"lab3_2.do <span style='color:#111;'> 537B </span>","children":null,"spread":false},{"title":"transcript <span style='color:#111;'> 2.17KB </span>","children":null,"spread":false},{"title":"work","children":[{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"_lib1_0.qtl <span style='color:#111;'> 72.16KB </span>","children":null,"spread":false},{"title":"_lib1_0.qpg <span style='color:#111;'> 408.00KB </span>","children":null,"spread":false},{"title":"_lib1_0.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 1.62KB </span>","children":null,"spread":false}],"spread":true},{"title":"vwf_sim_transcript <span style='color:#111;'> 7.87KB </span>","children":null,"spread":false},{"title":"lab3_2_20210204222653.sim.vwf <span style='color:#111;'> 4.27KB </span>","children":null,"spread":false},{"title":"lab3_2_20210204210737.sim.vwf <span style='color:#111;'> 4.27KB </span>","children":null,"spread":false},{"title":"Waveform2.vwf.vht <span style='color:#111;'> 2.83KB </span>","children":null,"spread":false},{"title":"lab3_2_20210203143707.sim.vwf <span style='color:#111;'> 4.27KB </span>","children":null,"spread":false},{"title":"lab3_2.sft <span style='color:#111;'> 40B </span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"lab3_2.vhd <span style='color:#111;'> 717B </span>","children":null,"spread":false}],"spread":true},{"title":"时钟频率必须被二分频.docx <span style='color:#111;'> 49.89KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]