verilog HDL语言设计

[{"title":"（ 6 个子文件 10.75MB ） verilog HDL语言设计","children":[{"title":"verilog","children":[{"title":"verilog-ch1.ppt <span style='color:#111;'> 1.34MB </span>","children":null,"spread":false},{"title":"verilog-ch6.ppt <span style='color:#111;'> 4.73MB </span>","children":null,"spread":false},{"title":"verilog-ch2.ppt <span style='color:#111;'> 3.68MB </span>","children":null,"spread":false},{"title":"verilog-ch5.ppt <span style='color:#111;'> 1.95MB </span>","children":null,"spread":false},{"title":"verilog-ch4.ppt <span style='color:#111;'> 2.17MB </span>","children":null,"spread":false},{"title":"verilog-ch3.ppt <span style='color:#111;'> 2.27MB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]