《Verilog HDL设计与实战》刘福奇 配套代码

[{"title":"（ 13 个子文件 6.02MB ） 《Verilog HDL设计与实战》刘福奇 配套代码","children":[{"title":"Chapter07.zip <span style='color:#111;'> 4.28KB </span>","children":null,"spread":false},{"title":"Chapter08.zip <span style='color:#111;'> 136.21KB </span>","children":null,"spread":false},{"title":"Chapter10.zip <span style='color:#111;'> 45.68KB </span>","children":null,"spread":false},{"title":"Chapter15.zip <span style='color:#111;'> 161.17KB </span>","children":null,"spread":false},{"title":"Chapter05.zip <span style='color:#111;'> 1.02MB </span>","children":null,"spread":false},{"title":"Chapter09.zip <span style='color:#111;'> 826.37KB </span>","children":null,"spread":false},{"title":"Chapter13.zip <span style='color:#111;'> 636.61KB </span>","children":null,"spread":false},{"title":"Chapter04.zip <span style='color:#111;'> 137.46KB </span>","children":null,"spread":false},{"title":"Chapter02.zip <span style='color:#111;'> 252.60KB </span>","children":null,"spread":false},{"title":"Chapter14.zip <span style='color:#111;'> 123.80KB </span>","children":null,"spread":false},{"title":"Chapter01.zip <span style='color:#111;'> 2.21MB </span>","children":null,"spread":false},{"title":"Chapter06.zip <span style='color:#111;'> 566.66KB </span>","children":null,"spread":false},{"title":"Chapter12.zip <span style='color:#111;'> 828.92KB </span>","children":null,"spread":false}],"spread":true}]