基于EDA+VHDL+QuartusⅡ的硬连线控制器的常规CPU设计.zip

[{"title":"（ 96 个子文件 3.25MB ） 基于EDA+VHDL+QuartusⅡ的硬连线控制器的常规CPU设计.zip","children":[{"title":"硬连线控制器指令周期设计.pdf <span style='color:#111;'> 118.08KB </span>","children":null,"spread":false},{"title":"截图","children":[{"title":"GESY4WEFI0`%4LRE]]CD~J7.png <span style='color:#111;'> 152.88KB </span>","children":null,"spread":false},{"title":"1X{DG72P`DRT}M3]]8`PE1R.png <span style='color:#111;'> 164.19KB </span>","children":null,"spread":false},{"title":"4KB80ZVU8CU%(@7SJP`W`$X.png <span style='color:#111;'> 145.72KB </span>","children":null,"spread":false},{"title":"T9[E@EMJIY2C3Q1HUV$KIOC.png <span style='color:#111;'> 127.85KB </span>","children":null,"spread":false},{"title":"`$[(`2Q5QF)(L$YXJ9A7}@I.png <span style='color:#111;'> 282.80KB </span>","children":null,"spread":false},{"title":"VUXQ9W[$L_D5UP`E}Q7[09A.png <span style='color:#111;'> 39.28KB </span>","children":null,"spread":false},{"title":"5%7KBVF1FBKS0NOL1E37BUC.png <span style='color:#111;'> 55.23KB </span>","children":null,"spread":false},{"title":"H[)1)Z[GP({D52(F9_EQ{F2.png <span style='color:#111;'> 165.72KB </span>","children":null,"spread":false},{"title":"_ROBGBD[O_H3D$MS@ZPE~E1.png <span style='color:#111;'> 289.22KB </span>","children":null,"spread":false}],"spread":true},{"title":"基于EDA+VHDL+QuartusⅡ的硬连线控制器的常规CPU设计 课程设计报告.docx <span style='color:#111;'> 485.64KB </span>","children":null,"spread":false},{"title":"基于EDA+VHDL+QuartusⅡ的硬连线控制器的常规CPU设计 课程设计报告.pdf <span style='color:#111;'> 1.15MB </span>","children":null,"spread":false},{"title":"基于EDA+VHDL+QuartusⅡ的硬连线控制器的常规CPU设计 源文件","children":[{"title":"cpu","children":[{"title":"cpu.map.rpt <span style='color:#111;'> 13.07KB </span>","children":null,"spread":false},{"title":"cpu.vhd.bak <span style='color:#111;'> 12.89KB </span>","children":null,"spread":false},{"title":"cpu.flow.rpt <span style='color:#111;'> 7.09KB </span>","children":null,"spread":false},{"title":"cpu.cdf <span style='color:#111;'> 303B </span>","children":null,"spread":false},{"title":"cpu.fit.rpt <span style='color:#111;'> 42.69KB </span>","children":null,"spread":false},{"title":"cpu.eda.rpt <span style='color:#111;'> 2.55KB </span>","children":null,"spread":false},{"title":"cpu.asm.rpt <span style='color:#111;'> 5.99KB </span>","children":null,"spread":false},{"title":"Waveform1.vwf <span style='color:#111;'> 16.06KB </span>","children":null,"spread":false},{"title":"cpu.done <span style='color:#111;'> 25B </span>","children":null,"spread":false},{"title":"cpu.fit.summary <span style='color:#111;'> 303B </span>","children":null,"spread":false},{"title":"db","children":[{"title":"cpu.fnsim.cdb <span style='color:#111;'> 18.70KB </span>","children":null,"spread":false},{"title":"cpu.map.hdb <span style='color:#111;'> 10.41KB </span>","children":null,"spread":false},{"title":"cpu.simfam <span style='color:#111;'> 8B </span>","children":null,"spread":false},{"title":"cpu.asm.rdb <span style='color:#111;'> 1.21KB </span>","children":null,"spread":false},{"title":"cpu.sld_design_entry.sci <span style='color:#111;'> 200B </span>","children":null,"spread":false},{"title":"cpu.hier_info <span style='color:#111;'> 5.60KB </span>","children":null,"spread":false},{"title":"cpu.eda.qmsg <span style='color:#111;'> 2.16KB </span>","children":null,"spread":false},{"title":"cpu.analyze_file.qmsg <span style='color:#111;'> 2.18KB </span>","children":null,"spread":false},{"title":"prev_cmp_cpu.map.qmsg <span style='color:#111;'> 5.13KB </span>","children":null,"spread":false},{"title":"cpu.sim.rdb <span style='color:#111;'> 3.03KB </span>","children":null,"spread":false},{"title":"prev_cmp_cpu.fit.qmsg <span style='color:#111;'> 2.21KB </span>","children":null,"spread":false},{"title":"cpu.eds_overflow <span style='color:#111;'> 3B </span>","children":null,"spread":false},{"title":"cpu.cmp.rdb <span style='color:#111;'> 12.04KB </span>","children":null,"spread":false},{"title":"cpu.fit.qmsg <span style='color:#111;'> 2.21KB </span>","children":null,"spread":false},{"title":"cpu.(0).cnf.hdb <span style='color:#111;'> 1.80KB </span>","children":null,"spread":false},{"title":"logic_util_heursitic.dat <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"cpu.(0).cnf.cdb <span style='color:#111;'> 6.81KB </span>","children":null,"spread":false},{"title":"cpu.smart_action.txt <span style='color:#111;'> 7B </span>","children":null,"spread":false},{"title":"cpu.pre_map.cdb <span style='color:#111;'> 5.67KB </span>","children":null,"spread":false},{"title":"cpu.syn_hier_info <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"prev_cmp_cpu.qmsg <span style='color:#111;'> 4.15KB </span>","children":null,"spread":false},{"title":"cpu.sgdiff.cdb <span style='color:#111;'> 6.04KB </span>","children":null,"spread":false},{"title":"cpu.hif <span style='color:#111;'> 725B </span>","children":null,"spread":false},{"title":"prev_cmp_cpu.tan.qmsg <span style='color:#111;'> 30.11KB </span>","children":null,"spread":false},{"title":"wed.wsf <span style='color:#111;'> 14.43KB </span>","children":null,"spread":false},{"title":"cpu.asm.qmsg <span style='color:#111;'> 1.96KB </span>","children":null,"spread":false},{"title":"mux_4cc.tdf <span style='color:#111;'> 2.29KB </span>","children":null,"spread":false},{"title":"cpu.sim_ori.vwf <span style='color:#111;'> 17.01KB </span>","children":null,"spread":false},{"title":"cpu.lpc.txt <span style='color:#111;'> 1.03KB </span>","children":null,"spread":false},{"title":"cpu.rtlv_sg.cdb <span style='color:#111;'> 5.43KB </span>","children":null,"spread":false},{"title":"cpu.map.cdb <span style='color:#111;'> 5.18KB </span>","children":null,"spread":false},{"title":"prev_cmp_cpu.sim.qmsg <span style='color:#111;'> 4.15KB </span>","children":null,"spread":false},{"title":"cpu.cmp.hdb <span style='color:#111;'> 10.84KB </span>","children":null,"spread":false},{"title":"cpu.cmp0.ddb <span style='color:#111;'> 5.31KB </span>","children":null,"spread":false},{"title":"cpu.sgdiff.hdb <span style='color:#111;'> 9.93KB </span>","children":null,"spread":false},{"title":"cpu.cmp.logdb <span style='color:#111;'> 3B </span>","children":null,"spread":false},{"title":"mux_kdc.tdf <span style='color:#111;'> 3.89KB </span>","children":null,"spread":false},{"title":"cpu.fnsim.qmsg <span style='color:#111;'> 53.89KB </span>","children":null,"spread":false},{"title":"cpu.lpc.rdb <span style='color:#111;'> 385B </span>","children":null,"spread":false},{"title":"cpu.tmw_info <span style='color:#111;'> 357B </span>","children":null,"spread":false},{"title":"cpu.db_info <span style='color:#111;'> 134B </span>","children":null,"spread":false},{"title":"cpu.cmp.tdb <span style='color:#111;'> 11.57KB </span>","children":null,"spread":false},{"title":"cpu.rtlv_sg_swap.cdb <span style='color:#111;'> 178B </span>","children":null,"spread":false},{"title":"cpu.cbx.xml <span style='color:#111;'> 3.55KB </span>","children":null,"spread":false},{"title":"cpu.sld_design_entry_dsc.sci <span style='color:#111;'> 200B </span>","children":null,"spread":false},{"title":"cpu.rtlv.hdb <span style='color:#111;'> 9.87KB </span>","children":null,"spread":false},{"title":"prev_cmp_cpu.eda.qmsg <span style='color:#111;'> 2.16KB </span>","children":null,"spread":false},{"title":"cpu.lpc.html <span style='color:#111;'> 412B </span>","children":null,"spread":false},{"title":"cpu.eco.cdb <span style='color:#111;'> 161B </span>","children":null,"spread":false},{"title":"cpu.pre_map.hdb <span style='color:#111;'> 9.88KB </span>","children":null,"spread":false},{"title":"cpu.sim.hdb <span style='color:#111;'> 3.87KB </span>","children":null,"spread":false},{"title":"cpu.map.qmsg <span style='color:#111;'> 5.13KB </span>","children":null,"spread":false},{"title":"cpu.tis_db_list.ddb <span style='color:#111;'> 174B </span>","children":null,"spread":false},{"title":"cpu.map.logdb <span style='color:#111;'> 3B </span>","children":null,"spread":false},{"title":"cpu.sim.qmsg <span style='color:#111;'> 4.15KB </span>","children":null,"spread":false},{"title":"cpu.cmp.cdb <span style='color:#111;'> 11.36KB </span>","children":null,"spread":false},{"title":"prev_cmp_cpu.asm.qmsg <span style='color:#111;'> 1.96KB </span>","children":null,"spread":false},{"title":"cpu.sim.cvwf <span style='color:#111;'> 1.49KB </span>","children":null,"spread":false},{"title":"cpu.fnsim.hdb <span style='color:#111;'> 37.77KB </span>","children":null,"spread":false},{"title":"cpu.tan.qmsg <span style='color:#111;'> 30.57KB </span>","children":null,"spread":false}],"spread":false},{"title":"cpu.qws <span style='color:#111;'> 1.05KB </span>","children":null,"spread":false},{"title":"cpu.dpf <span style='color:#111;'> 227B </span>","children":null,"spread":false},{"title":"incremental_db","children":[{"title":"compiled_partitions","children":[{"title":"cpu.root_partition.map.kpt <span style='color:#111;'> 203B </span>","children":null,"spread":false}],"spread":false},{"title":"README <span style='color:#111;'> 642B </span>","children":null,"spread":false}],"spread":false},{"title":"cpu.tan.rpt <span style='color:#111;'> 45.55KB </span>","children":null,"spread":false},{"title":"cpu.qpf <span style='color:#111;'> 1.21KB </span>","children":null,"spread":false},{"title":"cpu.qsf <span style='color:#111;'> 4.50KB </span>","children":null,"spread":false},{"title":"cpu.vwf <span style='color:#111;'> 17.01KB </span>","children":null,"spread":false},{"title":"cpu.pof <span style='color:#111;'> 7.82KB </span>","children":null,"spread":false},{"title":"cpu.sim.rpt <span style='color:#111;'> 15.87KB </span>","children":null,"spread":false},{"title":"cpu.map.summary <span style='color:#111;'> 241B </span>","children":null,"spread":false},{"title":"cpu.pin <span style='color:#111;'> 13.12KB </span>","children":null,"spread":false},{"title":"cpu.vhd <span style='color:#111;'> 4.42KB </span>","children":null,"spread":false},{"title":"cpu.tan.summary <span style='color:#111;'> 1.48KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true}]