FPGA rom数据读取 + 串口发送

[{"title":"（ 174 个子文件 611KB ） FPGA rom数据读取 + 串口发送","children":[{"title":"sys_rom_wave0.jpg <span style='color:#111;'> 84.04KB </span>","children":null,"spread":false},{"title":"sys_rom_inst.v <span style='color:#111;'> 96B </span>","children":null,"spread":false},{"title":"sys_rom.qip <span style='color:#111;'> 628B </span>","children":null,"spread":false},{"title":"rom_uart_run_msim_rtl_verilog.do.bak1 <span style='color:#111;'> 1008B </span>","children":null,"spread":false},{"title":"rom_uart_run_msim_rtl_verilog.do.bak <span style='color:#111;'> 1008B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]