Verilog语言实现基于VGA的FlappyBird.zip

[{"title":"（ 10 个子文件 2.84MB ） Verilog语言实现基于VGA的FlappyBird.zip","children":[{"title":"background.coe <span style='color:#111;'> 600.06KB </span>","children":null,"spread":false},{"title":"now_pool.coe <span style='color:#111;'> 12.56KB </span>","children":null,"spread":false},{"title":"Flappy_bird.bit <span style='color:#111;'> 3.65MB </span>","children":null,"spread":false},{"title":"Flappy_bird.xdc <span style='color:#111;'> 4.61KB </span>","children":null,"spread":false},{"title":"Flappy_bird.v <span style='color:#111;'> 55.10KB </span>","children":null,"spread":false},{"title":"pre_pool.coe <span style='color:#111;'> 12.56KB </span>","children":null,"spread":false},{"title":"top.coe <span style='color:#111;'> 97.72KB </span>","children":null,"spread":false},{"title":"bottom.coe <span style='color:#111;'> 97.72KB </span>","children":null,"spread":false},{"title":"FlappyBird.doc <span style='color:#111;'> 2.88MB </span>","children":null,"spread":false},{"title":"bird.coe <span style='color:#111;'> 6.44KB </span>","children":null,"spread":false}],"spread":true}]