基于VHDL和quartusII的全加器的设计.rar

[{"title":"（ 304 个子文件 834KB ） 基于VHDL和quartusII的全加器的设计.rar","children":[{"title":"full_adder.map.summary <span style='color:#111;'> 458B </span>","children":null,"spread":false},{"title":"full_adder.pin <span style='color:#111;'> 56.96KB </span>","children":null,"spread":false},{"title":"full_adder.fnsim.cdb <span style='color:#111;'> 788B </span>","children":null,"spread":false},{"title":"full_adder.signalprobe.cdb <span style='color:#111;'> 929B </span>","children":null,"spread":false},{"title":"full_adder.eco.cdb <span style='color:#111;'> 161B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]