[{"title":"( 499 个子文件 11.41MB ) FPGA课程设计,数字时钟,verilog编写","children":[{"title":"clock.v <span style='color:#111;'> 1.94KB </span>","children":null,"spread":false},{"title":"digital_bit.v <span style='color:#111;'> 737B </span>","children":null,"spread":false},{"title":"digital_bit.bsf <span style='color:#111;'> 1.59KB </span>","children":null,"spread":false},{"title":"led.bsf <span style='color:#111;'> 1.55KB </span>","children":null,"spread":false},{"title":"send_data_6.v <span style='color:#111;'> 664B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]