基于ZYNQ-7000系列FPGA的HDMI控制驱动显示代码

[{"title":"（ 27 个子文件 85KB ） 基于ZYNQ-7000系列FPGA的HDMI控制驱动显示代码","children":[{"title":"07_HDMI_DVI_2.0.srcs","children":[{"title":"sources_1","children":[{"title":"new","children":[{"title":"hdmi_data_gen.v <span style='color:#111;'> 6.05KB </span>","children":null,"spread":false},{"title":"asyn_rst_syn.v <span style='color:#111;'> 1.14KB </span>","children":null,"spread":false},{"title":"hdmi_display_top.v <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false},{"title":"serializer_10_to_1.v <span style='color:#111;'> 5.16KB </span>","children":null,"spread":false},{"title":"dvi_transmitter.v <span style='color:#111;'> 5.26KB </span>","children":null,"spread":false},{"title":"encode.v <span style='color:#111;'> 7.24KB </span>","children":null,"spread":false}],"spread":true},{"title":"ip","children":[{"title":"clk_wiz_0","children":[{"title":"clk_wiz_0_stub.v <span style='color:#111;'> 1.25KB </span>","children":null,"spread":false},{"title":"clk_wiz_0.v <span style='color:#111;'> 4.00KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_7s_pll.vh <span style='color:#111;'> 18.59KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_us_plus_mmcm.vh <span style='color:#111;'> 31.14KB </span>","children":null,"spread":false},{"title":"clk_wiz_0_sim_netlist.vhdl <span style='color:#111;'> 7.37KB </span>","children":null,"spread":false},{"title":"doc","children":[{"title":"clk_wiz_v6_0_changelog.txt <span style='color:#111;'> 7.70KB </span>","children":null,"spread":false}],"spread":true},{"title":"clk_wiz_0_ooc.xdc <span style='color:#111;'> 2.43KB </span>","children":null,"spread":false},{"title":"clk_wiz_0.xml <span style='color:#111;'> 292.42KB </span>","children":null,"spread":false},{"title":"clk_wiz_0_stub.vhdl <span style='color:#111;'> 1.22KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_us_mmcm.vh <span style='color:#111;'> 23.66KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_7s_mmcm.vh <span style='color:#111;'> 23.67KB </span>","children":null,"spread":false},{"title":"clk_wiz_0_sim_netlist.v <span style='color:#111;'> 7.39KB </span>","children":null,"spread":false},{"title":"clk_wiz_0.xci <span style='color:#111;'> 91.34KB </span>","children":null,"spread":false},{"title":"clk_wiz_0.veo <span style='color:#111;'> 3.67KB </span>","children":null,"spread":false},{"title":"clk_wiz_0_clk_wiz.v <span style='color:#111;'> 7.00KB </span>","children":null,"spread":false},{"title":"clk_wiz_0_board.xdc <span style='color:#111;'> 60B </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_us_plus_pll.vh <span style='color:#111;'> 18.58KB </span>","children":null,"spread":false},{"title":"clk_wiz_0.dcp <span style='color:#111;'> 9.64KB </span>","children":null,"spread":false},{"title":"mmcm_pll_drp_func_us_pll.vh <span style='color:#111;'> 18.32KB </span>","children":null,"spread":false},{"title":"clk_wiz_0.xdc <span style='color:#111;'> 2.65KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true},{"title":"constrs_1","children":[{"title":"new","children":[{"title":"fpga_pin.xdc <span style='color:#111;'> 1.43KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}]