基于7621芯片的dds（输出正弦波）,通过按键控制输出频率

[{"title":"（ 42 个子文件 21.83MB ） 基于7621芯片的dds（输出正弦波）,通过按键控制输出频率","children":[{"title":"dds_7621-main","children":[{"title":"dds_4096x12b_wave.coe <span style='color:#111;'> 26.22KB </span>","children":null,"spread":false},{"title":"sources_1","children":[{"title":"new","children":[{"title":"DDS_use.v <span style='color:#111;'> 3.71KB </span>","children":null,"spread":false},{"title":"DDS.v <span style='color:#111;'> 1.74KB </span>","children":null,"spread":false},{"title":"key_filter.v <span style='color:#111;'> 4.53KB </span>","children":null,"spread":false}],"spread":true},{"title":"ip","children":[{"title":"blk_mem_gen_0","children":[{"title":"blk_mem_gen_0_ooc.xdc <span style='color:#111;'> 2.60KB </span>","children":null,"spread":false},{"title":"misc","children":[{"title":"blk_mem_gen_v8_4.vhd <span style='color:#111;'> 8.13KB </span>","children":null,"spread":false}],"spread":true},{"title":"hdl","children":[{"title":"blk_mem_gen_v8_4_vhsyn_rfs.vhd <span style='color:#111;'> 14.18MB </span>","children":null,"spread":false}],"spread":true},{"title":"blk_mem_gen_0.mif <span style='color:#111;'> 52.00KB </span>","children":null,"spread":false},{"title":"blk_mem_gen_0_stub.vhdl <span style='color:#111;'> 1.34KB </span>","children":null,"spread":false},{"title":"blk_mem_gen_0.veo <span style='color:#111;'> 2.92KB </span>","children":null,"spread":false},{"title":"blk_mem_gen_0_sim_netlist.vhdl <span style='color:#111;'> 57.18KB </span>","children":null,"spread":false},{"title":"blk_mem_gen_0.dcp <span style='color:#111;'> 38.28KB </span>","children":null,"spread":false},{"title":"blk_mem_gen_0_sim_netlist.v <span style='color:#111;'> 43.22KB </span>","children":null,"spread":false},{"title":"blk_mem_gen_0_stub.v <span style='color:#111;'> 1.26KB </span>","children":null,"spread":false},{"title":"blk_mem_gen_0.xci <span style='color:#111;'> 39.19KB </span>","children":null,"spread":false},{"title":"sim","children":[{"title":"blk_mem_gen_0.v <span style='color:#111;'> 6.13KB </span>","children":null,"spread":false}],"spread":false},{"title":"doc","children":[{"title":"blk_mem_gen_v8_4_changelog.txt <span style='color:#111;'> 7.36KB </span>","children":null,"spread":false}],"spread":false},{"title":"summary.log <span style='color:#111;'> 904B </span>","children":null,"spread":false},{"title":"blk_mem_gen_0.vho <span style='color:#111;'> 3.15KB </span>","children":null,"spread":false},{"title":"simulation","children":[{"title":"blk_mem_gen_v8_4.v <span style='color:#111;'> 167.33KB </span>","children":null,"spread":false}],"spread":false},{"title":"synth","children":[{"title":"blk_mem_gen_0.vhd <span style='color:#111;'> 14.20KB </span>","children":null,"spread":false}],"spread":false},{"title":"blk_mem_gen_0.xml <span style='color:#111;'> 226.27KB </span>","children":null,"spread":false}],"spread":false},{"title":"rom_sin","children":[{"title":"misc","children":[{"title":"blk_mem_gen_v8_4.vhd <span style='color:#111;'> 8.13KB </span>","children":null,"spread":false}],"spread":true},{"title":"hdl","children":[{"title":"blk_mem_gen_v8_4_vhsyn_rfs.vhd <span style='color:#111;'> 14.18MB </span>","children":null,"spread":false}],"spread":true},{"title":"rom_sin.xml <span style='color:#111;'> 226.16KB </span>","children":null,"spread":false},{"title":"rom_sin.veo <span style='color:#111;'> 2.90KB </span>","children":null,"spread":false},{"title":"rom_sin_stub.vhdl <span style='color:#111;'> 1.30KB </span>","children":null,"spread":false},{"title":"rom_sin_ooc.xdc <span style='color:#111;'> 2.60KB </span>","children":null,"spread":false},{"title":"rom_sin.mif <span style='color:#111;'> 52.00KB </span>","children":null,"spread":false},{"title":"rom_sin_sim_netlist.vhdl <span style='color:#111;'> 56.41KB </span>","children":null,"spread":false},{"title":"rom_sin.vho <span style='color:#111;'> 3.13KB </span>","children":null,"spread":false},{"title":"rom_sin.dcp <span style='color:#111;'> 38.15KB </span>","children":null,"spread":false},{"title":"sim","children":[{"title":"rom_sin.v <span style='color:#111;'> 6.12KB </span>","children":null,"spread":false}],"spread":false},{"title":"rom_sin.xci <span style='color:#111;'> 39.16KB </span>","children":null,"spread":false},{"title":"doc","children":[{"title":"blk_mem_gen_v8_4_changelog.txt <span style='color:#111;'> 7.36KB </span>","children":null,"spread":false}],"spread":false},{"title":"rom_sin_sim_netlist.v <span style='color:#111;'> 43.07KB </span>","children":null,"spread":false},{"title":"summary.log <span style='color:#111;'> 904B </span>","children":null,"spread":false},{"title":"simulation","children":[{"title":"blk_mem_gen_v8_4.v <span style='color:#111;'> 167.33KB </span>","children":null,"spread":false}],"spread":false},{"title":"synth","children":[{"title":"rom_sin.vhd <span style='color:#111;'> 14.12KB </span>","children":null,"spread":false}],"spread":false},{"title":"rom_sin_stub.v <span style='color:#111;'> 1.23KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true},{"title":"README.md <span style='color:#111;'> 220B </span>","children":null,"spread":false},{"title":"sim_1","children":[{"title":"new","children":[{"title":"DDS__USER_TB.v <span style='color:#111;'> 2.05KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}]