五级流水线MIPS微处理器部分指令实现(Verilog)

上传者: 40711777 | 上传时间: 2019-12-21 20:52:48 | 文件大小: 179KB | 文件类型: rar
Verilog实现MIPS处理器部分指令,不乏存在错误,还请指出。

文件下载

资源详情

[{"title":"( 61 个子文件 179KB ) 五级流水线MIPS微处理器部分指令实现(Verilog)","children":[{"title":"piplined_processor","children":[{"title":"test_bench","children":[{"title":"register.txt <span style='color:#111;'> 328B </span>","children":null,"spread":false},{"title":"data_memory.txt <span style='color:#111;'> 7.88KB </span>","children":null,"spread":false},{"title":"instruction.txt <span style='color:#111;'> 367B </span>","children":null,"spread":false},{"title":"CPU_TOP_TEST.v <span style='color:#111;'> 371B </span>","children":null,"spread":false}],"spread":true},{"title":"run_vsim","children":[{"title":"vlog.args <span style='color:#111;'> 118B </span>","children":null,"spread":false},{"title":"run_sim(双击仿真查看仿真结果).bat <span style='color:#111;'> 73B </span>","children":null,"spread":false},{"title":"vsim.wlf <span style='color:#111;'> 112.00KB </span>","children":null,"spread":false},{"title":"sim.do <span style='color:#111;'> 5.03KB </span>","children":null,"spread":false},{"title":"work","children":[{"title":"@a@l@u","children":[{"title":"_primary.dbs <span style='color:#111;'> 828B </span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'> 6.98KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 282B </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 376B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 874B </span>","children":null,"spread":false}],"spread":true},{"title":"register_file","children":[{"title":"_primary.dbs <span style='color:#111;'> 962B </span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'> 7.65KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 370B </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 563B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 649B </span>","children":null,"spread":false}],"spread":true},{"title":"piplined_processor","children":[{"title":"_primary.dbs <span style='color:#111;'> 7.92KB </span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'> 53.16KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 4.75KB </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 155B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 4.65KB </span>","children":null,"spread":false}],"spread":true},{"title":"hazard@unit","children":[{"title":"_primary.dbs <span style='color:#111;'> 2.22KB </span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'> 17.85KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 1.06KB </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 1.10KB </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 1.41KB </span>","children":null,"spread":false}],"spread":true},{"title":"@control@unit","children":[{"title":"_primary.dbs <span style='color:#111;'> 2.31KB </span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'> 18.05KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 543B </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 542B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 2.45KB </span>","children":null,"spread":false}],"spread":true},{"title":"data_@memory","children":[{"title":"_primary.dbs <span style='color:#111;'> 654B </span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'> 5.63KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 287B </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 373B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 495B </span>","children":null,"spread":false}],"spread":true},{"title":"_info <span style='color:#111;'> 2.69KB </span>","children":null,"spread":false},{"title":"@c@p@u_@t@o@p_@t@e@s@t","children":[{"title":"_primary.dbs <span style='color:#111;'> 508B </span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'> 4.03KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 305B </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 254B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 363B </span>","children":null,"spread":false}],"spread":false},{"title":"_temp","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"instruction_@memory","children":[{"title":"_primary.dbs <span style='color:#111;'> 475B </span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'> 3.74KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 240B </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 238B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 386B </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"transcript <span style='color:#111;'> 809B </span>","children":null,"spread":false},{"title":"modelsim.ini <span style='color:#111;'> 10.87KB </span>","children":null,"spread":false}],"spread":true},{"title":"source_code","children":[{"title":"ALU.v <span style='color:#111;'> 715B </span>","children":null,"spread":false},{"title":"register_file.v <span style='color:#111;'> 446B </span>","children":null,"spread":false},{"title":"ControlUnit.v <span style='color:#111;'> 2.47KB </span>","children":null,"spread":false},{"title":"hazardUnit.v <span style='color:#111;'> 1.89KB </span>","children":null,"spread":false},{"title":"piplined_processor.v <span style='color:#111;'> 4.91KB </span>","children":null,"spread":false},{"title":"data_Memory.v <span style='color:#111;'> 444B </span>","children":null,"spread":false},{"title":"instruction_Memory.v <span style='color:#111;'> 308B </span>","children":null,"spread":false}],"spread":true},{"title":"处理器-流水线.png <span style='color:#111;'> 127.06KB </span>","children":null,"spread":false},{"title":"ReadMe.txt <span style='color:#111;'> 203B </span>","children":null,"spread":false}],"spread":true}],"spread":true}]

评论信息

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明