基于VHDL的多功能数字时钟设计

[{"title":"（ 249 个子文件 2.29MB ） 基于VHDL的多功能数字时钟设计","children":[{"title":"数字电路综合课程设计(实验箱使用说明).doc <span style='color:#111;'> 1.03MB </span>","children":null,"spread":false},{"title":"数字电路综合课程设计报告模版.docx <span style='color:#111;'> 13.93KB </span>","children":null,"spread":false},{"title":"top1.jpg <span style='color:#111;'> 382.75KB </span>","children":null,"spread":false},{"title":"clock_ring.tan.rpt <span style='color:#111;'> 692.39KB </span>","children":null,"spread":false},{"title":"clock_ring.vwf <span style='color:#111;'> 17.70KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]