verilog-format的配置文件

[{"title":"（ 65 个子文件 378KB ） verilog-format的配置文件","children":[{"title":"verilog-format-master","children":[{"title":".gitignore <span style='color:#111;'> 22B </span>","children":null,"spread":false},{"title":"build-dist <span style='color:#111;'> 347B </span>","children":null,"spread":false},{"title":"README.md <span style='color:#111;'> 4.81KB </span>","children":null,"spread":false},{"title":"pom.xml <span style='color:#111;'> 4.32KB </span>","children":null,"spread":false},{"title":"bin","children":[{"title":"verilog-format-LINUX.zip <span style='color:#111;'> 128.26KB </span>","children":null,"spread":false},{"title":"verilog-format-WIN.zip <span style='color:#111;'> 138.44KB </span>","children":null,"spread":false}],"spread":true},{"title":"launch-linux","children":[{"title":"build-dist <span style='color:#111;'> 54B </span>","children":null,"spread":false},{"title":"verilog-format <span style='color:#111;'> 154B </span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"genrom.v <span style='color:#111;'> 1.14KB </span>","children":null,"spread":false},{"title":"fsmtx.v <span style='color:#111;'> 5.62KB </span>","children":null,"spread":false},{"title":".verilog-format.properties <span style='color:#111;'> 231B </span>","children":null,"spread":false}],"spread":true},{"title":"src","children":[{"title":"main","children":[{"title":"java","children":[{"title":"net","children":[{"title":"ericsonj","children":[{"title":"commonscli","children":[{"title":"ConsoleApplication.java <span style='color:#111;'> 1.89KB </span>","children":null,"spread":false},{"title":"CommonsCLI.java <span style='color:#111;'> 2.77KB </span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"LineIndentable.java <span style='color:#111;'> 801B </span>","children":null,"spread":false},{"title":"FormatSetting.java <span style='color:#111;'> 1.56KB </span>","children":null,"spread":false},{"title":"StatementState.java <span style='color:#111;'> 564B </span>","children":null,"spread":false},{"title":"VerilogFormat.java <span style='color:#111;'> 4.60KB </span>","children":null,"spread":false},{"title":"VerilogBlock.java <span style='color:#111;'> 2.24KB </span>","children":null,"spread":false},{"title":"Global.java <span style='color:#111;'> 214B </span>","children":null,"spread":false},{"title":"decorations","children":[{"title":"SpacesInSquareBrackets.java <span style='color:#111;'> 805B </span>","children":null,"spread":false},{"title":"SpacesTrailingComment.java <span style='color:#111;'> 1.67KB </span>","children":null,"spread":false},{"title":"AlignLineComment.java <span style='color:#111;'> 537B </span>","children":null,"spread":false},{"title":"AlignBlockingAssignments.java <span style='color:#111;'> 566B </span>","children":null,"spread":false},{"title":"AbstractModuleAlign.java <span style='color:#111;'> 2.67KB </span>","children":null,"spread":false},{"title":"AlignConsecutive.java <span style='color:#111;'> 5.27KB </span>","children":null,"spread":false},{"title":"SpacesNoBlockingAssignment.java <span style='color:#111;'> 713B </span>","children":null,"spread":false},{"title":"ModuleInstantiation.java <span style='color:#111;'> 1.21KB </span>","children":null,"spread":false},{"title":"SpacesInParentheses.java <span style='color:#111;'> 785B </span>","children":null,"spread":false},{"title":"ModuleAlign.java <span style='color:#111;'> 11.35KB </span>","children":null,"spread":false},{"title":"SpacesBeforeIfStatement.java <span style='color:#111;'> 931B </span>","children":null,"spread":false},{"title":"AbstractLineDecoration.java <span style='color:#111;'> 1.40KB </span>","children":null,"spread":false},{"title":"SpacesBlockingAssignment.java <span style='color:#111;'> 832B </span>","children":null,"spread":false},{"title":"AlignNoBlockingAssignments.java <span style='color:#111;'> 568B </span>","children":null,"spread":false}],"spread":false},{"title":"FileFormat.java <span style='color:#111;'> 3.50KB </span>","children":null,"spread":false},{"title":"VerilogHelper.java <span style='color:#111;'> 4.44KB </span>","children":null,"spread":false},{"title":"IndentationStyle.java <span style='color:#111;'> 2.53KB </span>","children":null,"spread":false},{"title":"statements","children":[{"title":"InitialState.java <span style='color:#111;'> 896B </span>","children":null,"spread":false},{"title":"For.java <span style='color:#111;'> 4.35KB </span>","children":null,"spread":false},{"title":"IfState.java <span style='color:#111;'> 864B </span>","children":null,"spread":false},{"title":"AlwaysState.java <span style='color:#111;'> 569B </span>","children":null,"spread":false},{"title":"Repeat.java <span style='color:#111;'> 4.44KB </span>","children":null,"spread":false},{"title":"Task.java <span style='color:#111;'> 3.03KB </span>","children":null,"spread":false},{"title":"CaseState.java <span style='color:#111;'> 511B </span>","children":null,"spread":false},{"title":"TaskState.java <span style='color:#111;'> 511B </span>","children":null,"spread":false},{"title":"Case.java <span style='color:#111;'> 3.39KB </span>","children":null,"spread":false},{"title":"FunctionState.java <span style='color:#111;'> 523B </span>","children":null,"spread":false},{"title":"RepeatState.java <span style='color:#111;'> 889B </span>","children":null,"spread":false},{"title":"If.java <span style='color:#111;'> 12.90KB </span>","children":null,"spread":false},{"title":"BlockComment.java <span style='color:#111;'> 1.56KB </span>","children":null,"spread":false},{"title":"WhileState.java <span style='color:#111;'> 885B </span>","children":null,"spread":false},{"title":"Module.java <span style='color:#111;'> 2.39KB </span>","children":null,"spread":false},{"title":"AbstractStatement.java <span style='color:#111;'> 1.12KB </span>","children":null,"spread":false},{"title":"Forever.java <span style='color:#111;'> 4.45KB </span>","children":null,"spread":false},{"title":"While.java <span style='color:#111;'> 4.41KB </span>","children":null,"spread":false},{"title":"BlockCommentState.java <span style='color:#111;'> 596B </span>","children":null,"spread":false},{"title":"ForeverState.java <span style='color:#111;'> 893B </span>","children":null,"spread":false},{"title":"ForState.java <span style='color:#111;'> 877B </span>","children":null,"spread":false},{"title":"Always.java <span style='color:#111;'> 3.63KB </span>","children":null,"spread":false},{"title":"Function.java <span style='color:#111;'> 3.13KB </span>","children":null,"spread":false},{"title":"ModuleState.java <span style='color:#111;'> 562B </span>","children":null,"spread":false},{"title":"Initial.java <span style='color:#111;'> 4.46KB </span>","children":null,"spread":false}],"spread":false},{"title":"VerilogFile.java <span style='color:#111;'> 2.01KB </span>","children":null,"spread":false},{"title":"StyleImp.java <span style='color:#111;'> 231B </span>","children":null,"spread":false}],"spread":false},{"title":"util","children":[{"title":"StringHelper.java <span style='color:#111;'> 833B </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"images","children":[{"title":"verilog-format.gif <span style='color:#111;'> 59.16KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]