EDA课程设计期末大作业——基于FPGA的数字频率计设计.rar

[{"title":"（ 744 个子文件 28.3MB ） EDA课程设计期末大作业——基于FPGA的数字频率计设计.rar","children":[{"title":"基于FPGA的数字频率计设计.~(1).SchDoc.Zip <span style='color:#111;'> 140.25KB </span>","children":null,"spread":false},{"title":"frequency_indicator_run_msim_rtl_verilog.do.bak2 <span style='color:#111;'> 1.73KB </span>","children":null,"spread":false},{"title":"frequency_indicator_min_1200mv_0c_fast.vo <span style='color:#111;'> 5.12MB </span>","children":null,"spread":false},{"title":"frequency_indicator.vt.bak <span style='color:#111;'> 3.02KB </span>","children":null,"spread":false},{"title":"frequency_indicator.sft <span style='color:#111;'> 419B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]