[{"title":"( 6 个子文件 6KB ) Uart串行控制系统-回环功能-verilog实现","children":[{"title":"top(1).v <span style='color:#111;'> 365B </span>","children":null,"spread":false},{"title":"UartRxd.v <span style='color:#111;'> 1.35KB </span>","children":null,"spread":false},{"title":"UartRxd(1).v <span style='color:#111;'> 1.72KB </span>","children":null,"spread":false},{"title":"top.v <span style='color:#111;'> 338B </span>","children":null,"spread":false},{"title":"UartTxd.v <span style='color:#111;'> 1.33KB </span>","children":null,"spread":false},{"title":"UartTxd(1).v <span style='color:#111;'> 1.75KB </span>","children":null,"spread":false}],"spread":true}]