spi_verilog_master_slave.zip

[{"title":"（ 9 个子文件 18KB ） spi_verilog_master_slave.zip","children":[{"title":"spi_verilog_master_slave","children":[{"title":"tags","children":[{"title":"ver_0p1","children":[{"title":"testbench","children":[{"title":"TB_SPI_MasSlv.v <span style='color:#111;'> 5.17KB </span>","children":null,"spread":false}],"spread":true},{"title":"rtl","children":[{"title":"spi_slave.v <span style='color:#111;'> 5.04KB </span>","children":null,"spread":false},{"title":"spi_master.v <span style='color:#111;'> 6.06KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"trunk","children":[{"title":"testbench","children":[{"title":"TB_SPI_MasSlv.v <span style='color:#111;'> 5.17KB </span>","children":null,"spread":false}],"spread":true},{"title":"rtl","children":[{"title":"spi_slave.v <span style='color:#111;'> 5.04KB </span>","children":null,"spread":false},{"title":"spi_master.v <span style='color:#111;'> 6.06KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"branches","children":[{"title":"current_cpy","children":[{"title":"testbench","children":[{"title":"TB_SPI_MasSlv.v <span style='color:#111;'> 5.17KB </span>","children":null,"spread":false}],"spread":true},{"title":"rtl","children":[{"title":"spi_slave.v <span style='color:#111;'> 5.04KB </span>","children":null,"spread":false},{"title":"spi_master.v <span style='color:#111;'> 6.06KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"branches","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]