32位超前进位加法器设计verilog

[{"title":"（ 6 个子文件 2KB ） 32位超前进位加法器设计verilog","children":[{"title":"32","children":[{"title":"mux_2to1_2.v <span style='color:#111;'> 195B </span>","children":null,"spread":false},{"title":"add4_head.v <span style='color:#111;'> 783B </span>","children":null,"spread":false},{"title":"adder_4.v <span style='color:#111;'> 754B </span>","children":null,"spread":false},{"title":"add_sel.v <span style='color:#111;'> 280B </span>","children":null,"spread":false},{"title":"adder_32bits.v <span style='color:#111;'> 614B </span>","children":null,"spread":false},{"title":"mux_2to1_1.v <span style='color:#111;'> 219B </span>","children":null,"spread":false}],"spread":true}],"spread":true}]