基于verilog的数字钟

[{"title":"（ 100 个子文件 27.37MB ） 基于verilog的数字钟","children":[{"title":"clock.v <span style='color:#111;'> 3.56KB </span>","children":null,"spread":false},{"title":"tim.bin <span style='color:#111;'> 12.12KB </span>","children":null,"spread":false},{"title":"hdllib.ref <span style='color:#111;'> 46B </span>","children":null,"spread":false},{"title":"vsim_stacktrace.vstf <span style='color:#111;'> 894B </span>","children":null,"spread":false},{"title":"tim.cmd_log <span style='color:#111;'> 4.70KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]