shift_register8.rar_VHDL/FPGA/Verilog_VHDL_源码

[{"title":"（ 48 个子文件 224KB ） shift_register8.rar_VHDL/FPGA/Verilog_VHDL_源码","children":[{"title":"shift_register8","children":[{"title":"shift_register8.restore <span style='color:#111;'> 50.17KB </span>","children":null,"spread":false},{"title":"shift_register8.ise_ISE_Backup <span style='color:#111;'> 236.34KB </span>","children":null,"spread":false},{"title":"shift_register8.stx <span style='color:#111;'> 797B </span>","children":null,"spread":false},{"title":"shift_register8.ise <span style='color:#111;'> 236.34KB </span>","children":null,"spread":false},{"title":"test.tfw <span style='color:#111;'> 2.33KB </span>","children":null,"spread":false},{"title":"shift_register8_stx.prj <span style='color:#111;'> 92B </span>","children":null,"spread":false},{"title":".lso <span style='color:#111;'> 6B </span>","children":null,"spread":false},{"title":"isim.tmp_save","children":[{"title":"_1 <span style='color:#111;'> 1.72KB </span>","children":null,"spread":false}],"spread":true},{"title":"test_beh.prj <span style='color:#111;'> 107B </span>","children":null,"spread":false},{"title":"isim","children":[{"title":"temp","children":[{"title":"hdpdeps.ref <span style='color:#111;'> 261B </span>","children":null,"spread":false},{"title":"hdllib.ref <span style='color:#111;'> 179B </span>","children":null,"spread":false},{"title":"vlg2D","children":[{"title":"glbl.bin <span style='color:#111;'> 3.32KB </span>","children":null,"spread":false}],"spread":false},{"title":"vlg4E","children":[{"title":"shift__register8.bin <span style='color:#111;'> 3.00KB </span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"work","children":[{"title":"hdpdeps.ref <span style='color:#111;'> 386B </span>","children":null,"spread":false},{"title":"hdllib.ref <span style='color:#111;'> 254B </span>","children":null,"spread":false},{"title":"glbl","children":[{"title":"glbl.h <span style='color:#111;'> 946B </span>","children":null,"spread":false},{"title":"mingw","children":[{"title":"glbl.obj <span style='color:#111;'> 24.59KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"shift__register8","children":[{"title":"shift__register8.h <span style='color:#111;'> 979B </span>","children":null,"spread":false},{"title":"mingw","children":[{"title":"shift__register8.obj <span style='color:#111;'> 22.78KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"vlg2D","children":[{"title":"glbl.bin <span style='color:#111;'> 3.32KB </span>","children":null,"spread":false}],"spread":false},{"title":"test","children":[{"title":"test.h <span style='color:#111;'> 919B </span>","children":null,"spread":false},{"title":"mingw","children":[{"title":"test.obj <span style='color:#111;'> 20.70KB </span>","children":null,"spread":false}],"spread":false},{"title":"xsimtest.cpp <span style='color:#111;'> 2.27KB </span>","children":null,"spread":false}],"spread":false},{"title":"vlg34","children":[{"title":"test.bin <span style='color:#111;'> 3.56KB </span>","children":null,"spread":false}],"spread":false},{"title":"vlg4E","children":[{"title":"shift__register8.bin <span style='color:#111;'> 3.00KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true},{"title":"test.jhd <span style='color:#111;'> 54B </span>","children":null,"spread":false},{"title":"test_bencher.prj <span style='color:#111;'> 80B </span>","children":null,"spread":false},{"title":"test_isim_beh.exe <span style='color:#111;'> 159.21KB </span>","children":null,"spread":false},{"title":"isimwavedata.xwv <span style='color:#111;'> 19.25KB </span>","children":null,"spread":false},{"title":"_xmsgs","children":[{"title":"fuse.xmsgs <span style='color:#111;'> 369B </span>","children":null,"spread":false},{"title":"xst.xmsgs <span style='color:#111;'> 369B </span>","children":null,"spread":false}],"spread":false},{"title":"test.tbw <span style='color:#111;'> 625B </span>","children":null,"spread":false},{"title":"shift_register8.xst <span style='color:#111;'> 83B </span>","children":null,"spread":false},{"title":"simulate_dofile.log <span style='color:#111;'> 19B </span>","children":null,"spread":false},{"title":"xilinxsim.ini <span style='color:#111;'> 16B </span>","children":null,"spread":false},{"title":"shift_register8.prj <span style='color:#111;'> 34B </span>","children":null,"spread":false},{"title":"test.xwv_bak <span style='color:#111;'> 19.24KB </span>","children":null,"spread":false},{"title":"test_isim_beh.wfs <span style='color:#111;'> 520B </span>","children":null,"spread":false},{"title":"__ISE_repository_shift_register8.ise_.lock <span style='color:#111;'> 184B </span>","children":null,"spread":false},{"title":"test.xwv <span style='color:#111;'> 19.24KB </span>","children":null,"spread":false},{"title":"isim.hdlsourcefiles <span style='color:#111;'> 114B </span>","children":null,"spread":false},{"title":"isim.cmd <span style='color:#111;'> 14B </span>","children":null,"spread":false},{"title":"isim.log <span style='color:#111;'> 767B </span>","children":null,"spread":false},{"title":"test.ant <span style='color:#111;'> 3.09KB </span>","children":null,"spread":false},{"title":"shift_register8.v <span style='color:#111;'> 1.06KB </span>","children":null,"spread":false},{"title":"shift_register8_summary.html <span style='color:#111;'> 2.26KB </span>","children":null,"spread":false},{"title":"xst","children":[{"title":"projnav.tmp","children":null,"spread":false},{"title":"work","children":[{"title":"hdllib.ref <span style='color:#111;'> 81B </span>","children":null,"spread":false},{"title":"vlg4E","children":[{"title":"shift__register8.bin <span style='color:#111;'> 2.98KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":false}],"spread":false}],"spread":true}]