用verilog HDL语言编写的秒表

[{"title":"（ 8 个子文件 3KB ） 用verilog HDL语言编写的秒表","children":[{"title":"秒表各模块","children":[{"title":"count24.v <span style='color:#111;'> 777B </span>","children":null,"spread":false},{"title":"count60_2.v <span style='color:#111;'> 723B </span>","children":null,"spread":false},{"title":"fdiv10.v <span style='color:#111;'> 294B </span>","children":null,"spread":false},{"title":"miaobiao.v <span style='color:#111;'> 571B </span>","children":null,"spread":false},{"title":"count100.v <span style='color:#111;'> 706B </span>","children":null,"spread":false},{"title":"count60_1.v <span style='color:#111;'> 723B </span>","children":null,"spread":false},{"title":"leds.v <span style='color:#111;'> 887B </span>","children":null,"spread":false},{"title":"switch.v <span style='color:#111;'> 301B </span>","children":null,"spread":false}],"spread":true}],"spread":true}]