[{"title":"( 4 个子文件 379KB ) 差分曼彻斯特编解码的Verilog实现及其应用","children":[{"title":"差分曼彻斯特编解码功能模块:Verilog代码实现详解.md <span style='color:#111;'> 3.32KB </span>","children":null,"spread":false},{"title":"651087690876.pdf <span style='color:#111;'> 106.25KB </span>","children":null,"spread":false},{"title":"Verilog","children":[{"title":"差分曼彻斯特编解码功能模块的纯Verilog代码实现.txt <span style='color:#111;'> 4.22KB </span>","children":null,"spread":false}],"spread":true},{"title":"差分曼彻斯特编解码功能模块的纯Verilog代码实现.docx <span style='color:#111;'> 37.72KB </span>","children":null,"spread":false}],"spread":true}]