[{"title":"( 9 个子文件 1.02MB ) 基于TSMC18RF工艺的Cadence Virtuoso LDO带隙基准电路设计与仿真","children":[{"title":"Cadance LDO带隙基准电路输出电压设计:基于TSMC18rf工艺模拟电路设计工程文件分享.docx <span style='color:#111;'> 37.05KB </span>","children":null,"spread":false},{"title":"基于TSMC18RF工艺的Cadence Virtuoso LDO带隙基准电路设计与仿真.pdf <span style='color:#111;'> 113.02KB </span>","children":null,"spread":false},{"title":"模拟IC设计","children":[{"title":"2.jpg <span style='color:#111;'> 189.69KB </span>","children":null,"spread":false},{"title":"6.jpg <span style='color:#111;'> 139.23KB </span>","children":null,"spread":false},{"title":"1.jpg <span style='color:#111;'> 62.16KB </span>","children":null,"spread":false},{"title":"5.jpg <span style='color:#111;'> 138.19KB </span>","children":null,"spread":false},{"title":"3.jpg <span style='color:#111;'> 144.58KB </span>","children":null,"spread":false},{"title":"7.jpg <span style='color:#111;'> 190.71KB </span>","children":null,"spread":false},{"title":"4.jpg <span style='color:#111;'> 162.06KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]