EP4CE6F17C8的AD原理图及PCB以及用户手册包含一个DDS的verilog设计

[{"title":"（ 332 个子文件 12.66MB ） EP4CE6F17C8的AD原理图及PCB以及用户手册包含一个DDS的verilog设计","children":[{"title":"EP4CE6F17C8 FPGA开发板.PrjPCB <span style='color:#111;'> 42.43KB </span>","children":null,"spread":false},{"title":"5_SDRAM.SchDoc <span style='color:#111;'> 72.50KB </span>","children":null,"spread":false},{"title":"1_POWER.SchDoc <span style='color:#111;'> 157.00KB </span>","children":null,"spread":false},{"title":"3_FPGA.SchDoc <span style='color:#111;'> 411.00KB </span>","children":null,"spread":false},{"title":"EP4CE6F17C8 FPGA开发板原理图用户手册.pdf <span style='color:#111;'> 1.94MB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]