UART接口的Verilog源代码打包

[{"title":"（ 4 个子文件 4KB ） UART接口的Verilog源代码打包","children":[{"title":"src","children":[{"title":"uart_system.v <span style='color:#111;'> 1.27KB </span>","children":null,"spread":false},{"title":"uart_xmt.v <span style='color:#111;'> 2.36KB </span>","children":null,"spread":false},{"title":"uart_rcv.v <span style='color:#111;'> 2.39KB </span>","children":null,"spread":false},{"title":"uart_ctl.v <span style='color:#111;'> 3.59KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]