基于verilog代码实现四线制spi接口设计及仿真工程.zip

[{"title":"（ 40 个子文件 69KB ） 基于verilog代码实现四线制spi接口设计及仿真工程.zip","children":[{"title":"src","children":[{"title":"tb_spi_ctrl.v <span style='color:#111;'> 3.21KB </span>","children":null,"spread":false},{"title":"spi_ctrl.v <span style='color:#111;'> 7.19KB </span>","children":null,"spread":false},{"title":"ip","children":[{"title":"dac_ini_24x512_sr.mif <span style='color:#111;'> 1.51KB </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram","children":[{"title":"spi_cfg_24bitx512_sram.sopcinfo <span style='color:#111;'> 19.84KB </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram_generation_previous.rpt <span style='color:#111;'> 4.05KB </span>","children":null,"spread":false},{"title":"sim","children":[{"title":"common","children":[{"title":"modelsim_files.tcl <span style='color:#111;'> 2.16KB </span>","children":null,"spread":false},{"title":"riviera_files.tcl <span style='color:#111;'> 2.17KB </span>","children":null,"spread":false}],"spread":true},{"title":"spi_cfg_24bitx512_sram.v <span style='color:#111;'> 760B </span>","children":null,"spread":false},{"title":"aldec","children":[{"title":"rivierapro_setup.tcl <span style='color:#111;'> 14.30KB </span>","children":null,"spread":false}],"spread":true},{"title":"mentor","children":[{"title":"msim_setup.tcl <span style='color:#111;'> 14.72KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"spi_cfg_24bitx512_sram.csv <span style='color:#111;'> 641B </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram_generation.rpt <span style='color:#111;'> 4.05KB </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram_bb.v <span style='color:#111;'> 287B </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram.spd <span style='color:#111;'> 432B </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram.qgsynthc <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram_inst.v <span style='color:#111;'> 418B </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram.bsf <span style='color:#111;'> 3.90KB </span>","children":null,"spread":false},{"title":"synth","children":[{"title":"spi_cfg_24bitx512_sram.v <span style='color:#111;'> 760B </span>","children":null,"spread":false}],"spread":false},{"title":"spi_cfg_24bitx512_sram.html <span style='color:#111;'> 9.76KB </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram_inst.vhd <span style='color:#111;'> 803B </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram.xml <span style='color:#111;'> 6.93KB </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram.qgsimc <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram.cmp <span style='color:#111;'> 476B </span>","children":null,"spread":false},{"title":"ram_1port_181","children":[{"title":"sim","children":[{"title":"spi_cfg_24bitx512_sram_ram_1port_181_2fx42gy.v <span style='color:#111;'> 3.33KB </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram_ram_1port_181_zjrewtq.v <span style='color:#111;'> 3.32KB </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram_ram_1port_181_forvfea.v <span style='color:#111;'> 3.31KB </span>","children":null,"spread":false}],"spread":false},{"title":"synth","children":[{"title":"spi_cfg_24bitx512_sram_ram_1port_181_2fx42gy.v <span style='color:#111;'> 3.33KB </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram_ram_1port_181_zjrewtq.v <span style='color:#111;'> 3.32KB </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram_ram_1port_181_forvfea.v <span style='color:#111;'> 3.31KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"spi_cfg_24bitx512_sram.ppf <span style='color:#111;'> 500B </span>","children":null,"spread":false},{"title":"spi_cfg_24bitx512_sram.qip <span style='color:#111;'> 13.82KB </span>","children":null,"spread":false}],"spread":false},{"title":"spi_cfg_24bitx512_sram.ip <span style='color:#111;'> 29.17KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"tb","children":[{"title":"dac_ini_24x512_sr.mif <span style='color:#111;'> 1.51KB </span>","children":null,"spread":false},{"title":"modelsim.ini <span style='color:#111;'> 88.63KB </span>","children":null,"spread":false},{"title":"do_wave.bat <span style='color:#111;'> 36B </span>","children":null,"spread":false},{"title":"do_tb.bat <span style='color:#111;'> 81B </span>","children":null,"spread":false},{"title":"dac_ini_reg.mif <span style='color:#111;'> 190B </span>","children":null,"spread":false},{"title":"tb.do <span style='color:#111;'> 1.43KB </span>","children":null,"spread":false},{"title":"dac_ini_24x512_sr.ver <span style='color:#111;'> 400B </span>","children":null,"spread":false},{"title":"wave.do <span style='color:#111;'> 1.99KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]