文件下载
资源详情
[{"title":"（ 196 个子文件 6.74MB ） FPGA课程设计-密码锁设计","children":[{"title":"tb_top.v.bak <span style='color:#111;'> 3.49KB </span>","children":null,"spread":false},{"title":"tb_top.v <span style='color:#111;'> 3.50KB </span>","children":null,"spread":false},{"title":"LOCK_4.sft <span style='color:#111;'> 334B </span>","children":null,"spread":false},{"title":"LOCK_4_8_1200mv_0c_slow.vo <span style='color:#111;'> 450.27KB </span>","children":null,"spread":false},{"title":"LOCK_4_run_msim_rtl_verilog.do.bak1 <span style='color:#111;'> 2.29KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 4.03KB </span>","children":null,"spread":false},{"title":"_lib1_0.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib1_0.qtl <span style='color:#111;'> 30.84KB </span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_lib2_0.qtl <span style='color:#111;'> 16.97KB </span>","children":null,"spread":false},{"title":"_lib3_0.qtl <span style='color:#111;'> 13.79KB </span>","children":null,"spread":false},{"title":"_lib1_0.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib1_0.qtl <span style='color:#111;'> 48.60KB </span>","children":null,"spread":false},{"title":"_lib3_0.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib2_0.qpg <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"_lib4_0.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"_lib3_0.qpg <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"_lib1_0.qpg <span style='color:#111;'> 8.00KB </span>","children":null,"spread":false},{"title":"_lib4_0.qpg <span style='color:#111;'> 176.00KB </span>","children":null,"spread":false},{"title":"_lib4_0.qtl <span style='color:#111;'> 33.39KB </span>","children":null,"spread":false},{"title":"_lib2_0.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib1_0.qpg <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"LOCK_4_8_1200mv_85c_v_slow.sdo <span style='color:#111;'> 348.55KB </span>","children":null,"spread":false},{"title":"vsim.wlf <span style='color:#111;'> 80.00KB </span>","children":null,"spread":false},{"title":"LOCK_4.vo <span style='color:#111;'> 450.25KB </span>","children":null,"spread":false},{"title":"LOCK_4_min_1200mv_0c_fast.vo <span style='color:#111;'> 450.27KB </span>","children":null,"spread":false},{"title":"LOCK_4_8_1200mv_85c_slow.vo <span style='color:#111;'> 450.27KB </span>","children":null,"spread":false},{"title":"LOCK_4_modelsim.xrf <span style='color:#111;'> 53.26KB </span>","children":null,"spread":false},{"title":"LOCK_4_run_msim_rtl_verilog.do.bak2 <span style='color:#111;'> 2.29KB </span>","children":null,"spread":false},{"title":"LOCK_4_run_msim_rtl_verilog.do.bak <span style='color:#111;'> 2.29KB </span>","children":null,"spread":false},{"title":"LOCK_4_8_1200mv_0c_v_slow.sdo <span style='color:#111;'> 348.20KB </span>","children":null,"spread":false},{"title":"modelsim.ini <span style='color:#111;'> 88.24KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 7.23KB </span>","children":null,"spread":false},{"title":"_lib1_2.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib1_2.qpg <span style='color:#111;'> 2.10MB </span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"_lib1_2.qtl <span style='color:#111;'> 491.38KB </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 7.11KB </span>","children":null,"spread":false},{"title":"_lib1_2.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib1_2.qpg <span style='color:#111;'> 448.00KB </span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"_lib1_2.qtl <span style='color:#111;'> 326.13KB </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 5.08KB </span>","children":null,"spread":false},{"title":"_lib1_1.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_lib1_1.qpg <span style='color:#111;'> 192.00KB </span>","children":null,"spread":false},{"title":"_lib1_1.qtl <span style='color:#111;'> 366.18KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 3.06KB </span>","children":null,"spread":false},{"title":"_lib1_0.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib1_0.qtl <span style='color:#111;'> 180.00KB </span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_lib1_0.qpg <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 5.85KB </span>","children":null,"spread":false},{"title":"_lib1_1.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'> 48.00KB </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_lib1_1.qpg <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"_lib1_1.qtl <span style='color:#111;'> 130.38KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 12.78KB </span>","children":null,"spread":false},{"title":"_lib1_2.qdb <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"_lib1_2.qpg <span style='color:#111;'> 4.44MB </span>","children":null,"spread":false},{"title":"_lib.qdb <span style='color:#111;'> 64.00KB </span>","children":null,"spread":false},{"title":"_lib1_2.qtl <span style='color:#111;'> 998.09KB </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"msim_transcript <span style='color:#111;'> 25.25KB </span>","children":null,"spread":false},{"title":"LOCK_4_v.sdo <span style='color:#111;'> 348.55KB </span>","children":null,"spread":false},{"title":"LOCK_4_run_msim_rtl_verilog.do <span style='color:#111;'> 2.29KB </span>","children":null,"spread":false},{"title":"LOCK_4_min_1200mv_0c_v_fast.sdo <span style='color:#111;'> 337.71KB </span>","children":null,"spread":false},{"title":"LOCK_4.sta.summary <span style='color:#111;'> 1.82KB </span>","children":null,"spread":false},{"title":"LOCK_4.sta.rpt <span style='color:#111;'> 358.91KB </span>","children":null,"spread":false},{"title":"LOCK_4.fit.summary <span style='color:#111;'> 613B </span>","children":null,"spread":false},{"title":"LOCK_4.jdi <span style='color:#111;'> 225B </span>","children":null,"spread":false},{"title":"LOCK_4.eda.rpt <span style='color:#111;'> 7.13KB </span>","children":null,"spread":false},{"title":"LOCK_4.pin <span style='color:#111;'> 32.26KB </span>","children":null,"spread":false},{"title":"LOCK_4.map.rpt <span style='color:#111;'> 40.01KB </span>","children":null,"spread":false},{"title":"LOCK_4.flow.rpt <span style='color:#111;'> 9.61KB </span>","children":null,"spread":false},{"title":"LOCK_4.fit.smsg <span style='color:#111;'> 703B </span>","children":null,"spread":false},{"title":"LOCK_4.fit.rpt <span style='color:#111;'> 211.42KB </span>","children":null,"spread":false},{"title":"LOCK_4.done <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"LOCK_4.sof <span style='color:#111;'> 350.25KB </span>","children":null,"spread":false},{"title":"LOCK_4.asm.rpt <span style='color:#111;'> 6.85KB </span>","children":null,"spread":false},{"title":"LOCK_4.map.summary <span style='color:#111;'> 472B </span>","children":null,"spread":false},{"title":"LOCK_4.qpf <span style='color:#111;'> 1.26KB </span>","children":null,"spread":false},{"title":"LOCK_4_nativelink_simulation.rpt <span style='color:#111;'> 954B </span>","children":null,"spread":false},{"title":"LOCK_4.qsf <span style='color:#111;'> 4.06KB </span>","children":null,"spread":false},{"title":"LOCK_4.qws <span style='color:#111;'> 3.13KB </span>","children":null,"spread":false},{"title":"README <span style='color:#111;'> 653B </span>","children":null,"spread":false},{"title":"LOCK_4.root_partition.cmp.dfp <span style='color:#111;'> 33B </span>","children":null,"spread":false},{"title":"LOCK_4.root_partition.map.dpi <span style='color:#111;'> 1.17KB </span>","children":null,"spread":false},{"title":"LOCK_4.root_partition.cmp.cdb <span style='color:#111;'> 33.56KB </span>","children":null,"spread":false},{"title":"LOCK_4.root_partition.cmp.logdb <span style='color:#111;'> 4B </span>","children":null,"spread":false},{"title":"LOCK_4.root_partition.map.cdb <span style='color:#111;'> 22.60KB </span>","children":null,"spread":false},{"title":"LOCK_4.root_partition.map.hbdb.hdb <span style='color:#111;'> 19.64KB </span>","children":null,"spread":false},{"title":"LOCK_4.root_partition.cmp.hdb <span style='color:#111;'> 20.83KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]
评论信息
其他资源
- EDA_BOMHelper V2013.10.10完美和谐版补丁
- 10.super pix图像清晰化（超级分辨率）python代码实现
- C语言实现TCP服务端与客户端交互
- 厦门大学统计学习方法课件.zip【参考统计学习方法】
- 大华摄像头web3.0二次开发webplugin
- 三维图形实验
- C++课程设计《日程管理系统》
- 基于模糊控制的泊车实现
- 根据update语句自动生成select语句
- OFS_3_62 OPC Factory Server V3.62
- mars2020api：用于NASA火星探测器图像和元数据的非官方Python API-源码
- CLAF024GD01AA_V00_20061024.pdf
- 关于直流电机的测试程序.c
- 北方交通大学硕士研究生入学考试试题土力学2004.rar
- 汽车雨刮器设计基础知识（80页PPT）.pdf
- China_SVG.json
- STM8S105C6T6_DS18B20.rar
- oracle ocp 053 19年优质题库
- STM32F103VET6开发板STM32单片机开发板ALTIUM AD设计原理图+PCB+封装库文件.zip
- NET3.5清除工具
- Isoplot 2017
- 计算机组成与设计 硬件软件接口第五版答案
- Android游戏——2048源码
- FPGA开发板原理图
- 失控_Out of Control_英文原版-KK
- 二三维联动 SkyLine+Arcgis Engine
免责申明
【只为小站】的资源来自网友分享，仅供学习研究，请务必在下载后24小时内给予删除，不得用于其他任何用途，否则后果自负。基于互联网的特殊性，【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查；无论 【只为小站】 经营者是否已进行审查，用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明