基于FPGA verilog的 UART环回测试代码

[{"title":"（ 199 个子文件 6.68MB ） 基于FPGA verilog的 UART环回测试代码","children":[{"title":"pll_demo.v <span style='color:#111;'> 14.95KB </span>","children":null,"spread":false},{"title":"pll_demo_bb.v <span style='color:#111;'> 11.14KB </span>","children":null,"spread":false},{"title":"pll_demo.ppf <span style='color:#111;'> 477B </span>","children":null,"spread":false},{"title":"pll_demo.qip <span style='color:#111;'> 439B </span>","children":null,"spread":false},{"title":"uart_fifo_demo.qip <span style='color:#111;'> 362B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]