FPGA模拟串口自收发-Verilog-附源码

[{"title":"（ 5 个子文件 336KB ） FPGA模拟串口自收发-Verilog-附源码","children":[{"title":"Uart_TX.v <span style='color:#111;'> 2.20KB </span>","children":null,"spread":false},{"title":"Baudrate.v <span style='color:#111;'> 555B </span>","children":null,"spread":false},{"title":"FPGA模拟串口自收发.docx <span style='color:#111;'> 359.33KB </span>","children":null,"spread":false},{"title":"UART.v <span style='color:#111;'> 2.13KB </span>","children":null,"spread":false},{"title":"Uart_RX.v <span style='color:#111;'> 2.32KB </span>","children":null,"spread":false}],"spread":true}]