[{"title":"( 4 个子文件 78KB ) 简单CPU的Verilog设计","children":[{"title":"简单CPU设计","children":[{"title":"实验4 简单CPU设计与仿真.doc <span style='color:#111;'> 121.50KB </span>","children":null,"spread":false},{"title":"实验2 存储器设计与仿真.doc <span style='color:#111;'> 133.50KB </span>","children":null,"spread":false},{"title":"实验1 运算器设计与仿真.doc <span style='color:#111;'> 110.50KB </span>","children":null,"spread":false},{"title":"实验3 控制器设计与仿真.doc <span style='color:#111;'> 178.00KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]