[{"title":"( 8 个子文件 37KB ) ddr2_simulate_modelsim.zip","children":[{"title":"ddr2_simulate_modelsim","children":[{"title":"1024Mb_ddr2_sim_model","children":[{"title":"ddr2_parameters.vh <span style='color:#111;'> 28.57KB </span>","children":null,"spread":false},{"title":"ddr2_module.v <span style='color:#111;'> 30.45KB </span>","children":null,"spread":false},{"title":"tb.v <span style='color:#111;'> 15.05KB </span>","children":null,"spread":false},{"title":"ddr2.v <span style='color:#111;'> 108.50KB </span>","children":null,"spread":false},{"title":"tb.do <span style='color:#111;'> 2.03KB </span>","children":null,"spread":false},{"title":"ddr2_mcp.v <span style='color:#111;'> 3.12KB </span>","children":null,"spread":false},{"title":"subtest.vh <span style='color:#111;'> 10.31KB </span>","children":null,"spread":false},{"title":"readme.txt <span style='color:#111;'> 8.97KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]