上传者: lhrace11
|
上传时间: 2022-03-16 22:00:05
|
文件大小: 2.04MB
|
文件类型: -
Altera的Verilog代码编码规范
Logic Function Precision and Reliability
Design for Rapid Simulation
Best Trade-off between Circuit Size and
Performance
Good Readability and Migration
Good Reusability