spi master/slave verilog code

[{"title":"（ 3 个子文件 4KB ） spi master/slave verilog code","children":[{"title":"spi_verilog_master_slave","children":[{"title":"tags","children":null,"spread":false},{"title":"branches","children":[{"title":"branches","children":null,"spread":false}],"spread":true},{"title":"trunk","children":[{"title":"rtl","children":[{"title":"spi_master.v <span style='color:#111;'> 6.06KB </span>","children":null,"spread":false},{"title":"spi_slave.v <span style='color:#111;'> 5.04KB </span>","children":null,"spread":false}],"spread":true},{"title":"testbench","children":[{"title":"TB_SPI_MasSlv.v <span style='color:#111;'> 5.17KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}]