UE Verilog语法高亮

[{"title":"（ 7 个子文件 81KB ） UE Verilog语法高亮","children":[{"title":"UltraEdit Wordfile","children":[{"title":"Verilog2001_SystemVerilog.uew <span style='color:#111;'> 4.87KB </span>","children":null,"spread":false},{"title":"wordfile.rar <span style='color:#111;'> 35.65KB </span>","children":null,"spread":false},{"title":"wordfile.txt <span style='color:#111;'> 107.31KB </span>","children":null,"spread":false},{"title":"verilog2001.uew <span style='color:#111;'> 4.32KB </span>","children":null,"spread":false},{"title":"tcl-tk.uew <span style='color:#111;'> 3.02KB </span>","children":null,"spread":false},{"title":"vhdl93.uew <span style='color:#111;'> 1.31KB </span>","children":null,"spread":false},{"title":"SystemVerilog.uew <span style='color:#111;'> 6.07KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]