支持异常和中断的CPU verilog设计和仿真代码

[{"title":"（ 29 个子文件 12KB ） 支持异常和中断的CPU verilog设计和仿真代码","children":[{"title":"sources_1","children":[{"title":"D_FFEC.v <span style='color:#111;'> 174B </span>","children":null,"spread":false},{"title":"TOP.v <span style='color:#111;'> 259B </span>","children":null,"spread":false},{"title":"ALU.v <span style='color:#111;'> 923B </span>","children":null,"spread":false},{"title":"MUX2X1.v <span style='color:#111;'> 152B </span>","children":null,"spread":false},{"title":"REGFILE.v <span style='color:#111;'> 2.23KB </span>","children":null,"spread":false},{"title":"STATUS.v <span style='color:#111;'> 1.64KB </span>","children":null,"spread":false},{"title":"EXT.v <span style='color:#111;'> 290B </span>","children":null,"spread":false},{"title":"ADDSUB_32.v <span style='color:#111;'> 153B </span>","children":null,"spread":false},{"title":"INSTMEM.v <span style='color:#111;'> 2.16KB </span>","children":null,"spread":false},{"title":"MUX32X32.v <span style='color:#111;'> 2.37KB </span>","children":null,"spread":false},{"title":"DATAMEM.v <span style='color:#111;'> 461B </span>","children":null,"spread":false},{"title":"Br_Jump_Addr.v <span style='color:#111;'> 416B </span>","children":null,"spread":false},{"title":"CPU.v <span style='color:#111;'> 1.27KB </span>","children":null,"spread":false},{"title":"DECT32E.v <span style='color:#111;'> 1.36KB </span>","children":null,"spread":false},{"title":"FETCHINST.v <span style='color:#111;'> 480B </span>","children":null,"spread":false},{"title":"D_FFEC32.v <span style='color:#111;'> 1.60KB </span>","children":null,"spread":false},{"title":"MUX2X32.v <span style='color:#111;'> 232B </span>","children":null,"spread":false},{"title":"PC.v <span style='color:#111;'> 156B </span>","children":null,"spread":false},{"title":"CLA_16.v <span style='color:#111;'> 336B </span>","children":null,"spread":false},{"title":"MUX4X32.v <span style='color:#111;'> 328B </span>","children":null,"spread":false},{"title":"D_Latch.v <span style='color:#111;'> 180B </span>","children":null,"spread":false},{"title":"CONUNIT.v <span style='color:#111;'> 2.50KB </span>","children":null,"spread":false},{"title":"CLA_32.v <span style='color:#111;'> 218B </span>","children":null,"spread":false},{"title":"MUX5X32.v <span style='color:#111;'> 373B </span>","children":null,"spread":false},{"title":"CLA_4.v <span style='color:#111;'> 400B </span>","children":null,"spread":false},{"title":"MUX2X5.v <span style='color:#111;'> 227B </span>","children":null,"spread":false},{"title":"D_FF.v <span style='color:#111;'> 161B </span>","children":null,"spread":false},{"title":"REG32.v <span style='color:#111;'> 1.48KB </span>","children":null,"spread":false}],"spread":false},{"title":"sim_1","children":[{"title":"new","children":[{"title":"cputest.v <span style='color:#111;'> 229B </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]