[{"title":"( 2 个子文件 1.57MB ) 全志H3+DDR3 16bitX2 CADENCEN设计硬件原理图+PCB文件.zip","children":[{"title":"H3_PROTOTYPE_DDR3_16X2_V3_0_20141113.DSN <span style='color:#111;'> 1.79MB </span>","children":null,"spread":false},{"title":"H3_PROTOTYPE_DDR3_16X2_V3_0_20141112D.brd <span style='color:#111;'> 3.56MB </span>","children":null,"spread":false}],"spread":true}]