[{"title":"( 667 个子文件 1.73MB ) FIFO full_adder SPI接口 分頻器等9个VHDL设计源码Quartus工程文件.zip","children":[{"title":"spi.done <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"spi.flow.rpt <span style='color:#111;'> 7.50KB </span>","children":null,"spread":false},{"title":"spi.map.rpt <span style='color:#111;'> 23.52KB </span>","children":null,"spread":false},{"title":"spi.vwf <span style='color:#111;'> 5.07KB </span>","children":null,"spread":false},{"title":"spi.tan.rpt <span style='color:#111;'> 37.12KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]