[{"title":"( 214 个子文件 491KB ) FPGA综合系统设计(四):串口控制的DDS信号发生器","children":[{"title":"rom3.qip <span style='color:#111;'> 276B </span>","children":null,"spread":false},{"title":"rom1.qip <span style='color:#111;'> 362B </span>","children":null,"spread":false},{"title":"clkdiv.v <span style='color:#111;'> 812B </span>","children":null,"spread":false},{"title":"uartrx.v.bak <span style='color:#111;'> 3.83KB </span>","children":null,"spread":false},{"title":"UART_DDS.v.bak <span style='color:#111;'> 727B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]